# Logical Design of n-bit Comparators: Pedagogical Insight from Eight-Variable Karnaugh Maps

3 4

1

2

5

#### 5 6

6 7

## 8 Abstract

An *n*-bit comparator is a celebrated combinational circuit that compares two *n*-bit 9 inputs Y and Z and produces three orthonormal outputs: G (indicating that Y is 10 strictly greater than Z), E (indicating that Y and Z are equal or equivalent), and L 11 (indicating that Y is strictly less than Z). The symbols 'G', 'E', and 'L' are 12 deliberately chosen to convey the notions of 'Greater than,' 'Equal to,' and 'Less 13 than,' respectively. This paper analyzes an *n*-bit comparator in the general case of 14 arbitrary n and visualizes the analysis for n = 4 on a regular and modular version 15 of the 8-variable Karnaugh-map. The cases n = 3, 2, and 1 appear as special cases 16 on 6-variable, 4-variable, and 2-variable submaps of the original map. The analysis 17 is a tutorial exposition of many important concepts in switching theory including 18 those of implicants, prime implicants, essential prime implicants, minimal sum, 19 complete sum and disjoint sum of products (or probability-ready expressions). 20

### 21 Key Words

Comparator, Karnaugh map, Prime implicant, Minimal sum, Complete sum,Probability-ready expression.

24

25

### 26 **1. Introduction**

Modern logic digital design handles real-life problems that involve very large numbers of variables, and hence are not amenable to solution *via* heuristic manual tools but are solvable only *via* computerized algorithms. However, there is one heuristic manual tool, namely, the Karnaugh map [1-23], that plays an indispensable role in logic design as it provides pictorial insight in demonstrating

concepts, proving theorems, and understanding procedures by showing their details 32 in small examples. The literature abounds with contributions that offer instructive 33 and pedagogical expositions of the Karnaugh map and related logic design tools 34 [24-30]. The purpose of this paper is to make yet another such contribution, as it 35 provides a tutorial exposition of a regular and modular version of the Karnaugh 36 map [31-34] and to utilize this version in presenting many important concepts of 37 switching theory and logic design. This map version can be (theoretically) 38 extended to an arbitrary large number of variables, and includes all maps of 39 smaller sizes as special cases. 40

The Karnaugh map is an enhanced form of the truth table [9], in which two 41 dimensions (rather than one dimension) are used, and in which reflected binary 42 ordering or grey ordering (as opposed to direct binary ordering) is employed. The 43 *n*-variable map consists of  $2^n$  cells, such that every cell has *n* neighboring cells or 44 logically adjacent cells. Two cells are (first) neighbors or (immediately) adjacent if 45 their variable values except one are exactly the same. Such two cells are said to 46 have a Hamming distance [35-43] of one or to differ in exactly one-bit position. 47 The map is constructed such that any two logically adjacent cells are made also as 48 visually adjacent as possible. In general, two logically adjacent cells appear as the 49 mirror images with respect to boundary lines separating the internal and external 50 domains of the variable in whose value the two cells differ (See Fig. 1). 51

Typically, the Karnaugh map is conveniently used up to six variables [4]. There are occasions in which Karnaugh maps of eight variables are used, in which the rectangular shape of cells is abandoned to a triangular shape [44-48]. In this paper, however, we will use the aforementioned regular and modular form of the Karnaugh map that appeared earlier in [31-34], and is such that

- a) The rectangular shape of the cell is retained.
- b) The internal domain of the (n + 1)st variable is introduced to be centered around the boundary lines of the (n - 1)st variable (See Fig. 2).

We note that the process outlined in (b) above can be, in theory, indefinitely continued. Hence, there is no theoretical upper bound on the size of the Karnaugh map constructed this way. However, as the number of variables increases, the size of the map increases exponentially, and its utility diminishes very quickly due to prohibitively increasing difficulty. As a demonstration of the usefulness of the aforementioned version of the Karnaugh map, we present its case of eight variables herein. We use this map to explore the design of a well-known combinational circuit, namely an *n*-bit digital magnitude comparator [49-51]. Note that we deal herein only with digital (as opposed to analogue) comparators. A digital comparator typically uses two *n*-bit inputs **Y** and **Z**, and could possibly be

1. An **Identity Comparator**, which has a single output *E* such that E = 1 when Y = Z, *i.e.*, when the two inputs match bit for bit.

2. A Magnitude Comparator, which has three orthonormal outputs  $\{G, E, L\}$ , namely G = 1 when Y > Z, E = 1 when Y = Z and L = 1 when Y < Z.

Note that a magnitude comparator includes an identity comparator as a special case. The magnitude comparator is a redundant circuit in the sense that any of its three outputs might be readily obtained from the other two. Digital Comparators are used widely in Analogue-to-Digital Converters (ADC) and to perform a variety of arithmetic operations in the Arithmetic Logic Units (ALU) of a digital computer.

Karnaugh-map analysis of the digital magnitude comparator is employed herein to
provide instructive and pedagogical exposition of many important concepts in
logic design and switching theory including those of implicants, prime implicants,
essential prime implicants, minimal sum, complete sum and disjoint sum of
products (or probability-ready expressions).

The organization of the rest of this paper is as follows. Section 2 presents a 86 mathematical description of an *n*-bit magnitude digital comparator. Section 3 87 derives expressions for the comparator outputs in minimal-sum or complete-sum 88 form as well as in probability-ready form. Section 4 concludes the paper. To make 89 the paper self-contained, five appendices are included. Appendix A explains basic 90 concepts of Boolean minimization, Appendix B is about the complete sum. 91 Appendix C defines probability-ready expressions. Appendix D briefly introduces 92 the Boole-Shannon expansion. Appendix E deals with unate Boolean functions. 93

94

### 95 **2. Mathematical Description of an n-bit Comparator**

An n-bit comparator is a (combinational) circuit (shown in Fig. 3) that compares  
two n-bit inputs 
$$\mathbf{Y} = (\mathbf{Y}_{n-1}\mathbf{Y}_{n-2} \dots \mathbf{Y}_1\mathbf{Y}_0)_2$$
 and  $\mathbf{Z} = (\mathbf{Z}_{n-1}\mathbf{Z}_{n-2} \dots \mathbf{Z}_1\mathbf{Z}_0)_2$  such that  
 $\mathbf{Y} = \sum_{k=0}^{n-1} \mathbf{Y}_k 2^k$ , (1a)  
 $\mathbf{Y} = \sum_{k=0}^{n-1} \mathbf{Z}_k 2^k$ . (1b)  
The comparator has three 1-bit outputs, namely  
 $\mathbf{G} = \{\mathbf{Y} > \mathbf{Z}\},$  (2a)  
 $\mathbf{E} = \{\mathbf{Y} = \mathbf{Z}\},$  (2b)  
 $\mathbf{L} = \{\mathbf{Y} < \mathbf{Z}\}.$  (2c)  
The three variables G, E, and L form an orthonormal set, or in other words, they  
are mutually exclusive and exhaustive, *i.e.*,  
 $\mathbf{G} = \mathbf{E}L = \mathbf{G}L = \mathbf{0}.$  (3b)  
Consequently, these three variables are inter-related by the following equations.  
 $\mathbf{G} = \mathbf{E}\mathbf{I}, \ \mathbf{G} = \mathbf{E} \vee L,$  (4a)  
 $\mathbf{E} = \mathbf{G}\mathbf{I}, \ \mathbf{E} = \mathbf{G} \vee \mathbf{E}.$  (4c)

Figure 4 is a display of the results above for two single-bit inputs  $\mathbf{Y} = Y_k$  and  $\mathbf{Z} = Z_k$ . For this case, we simply obtain

114 
$$G = Y_k \overline{Z_k} = \{Y_k > Z_k\} = \overline{\{Y_k \le Z_k\}} = \overline{\{Y_k \to Z_k\}}$$
(5a)

115 
$$E = \overline{Y_k} \ \overline{Z_k} \lor Y_k Z_k = \{Y_k \odot Z_k\} = \{Y_k \equiv Z_k\}$$
(5b)

$$L = \overline{Y_k} Z_k = \{Y_k < Z_k\} = \overline{\{Z_k \le Y_k\}} = \overline{\{Z_k \to Y_k\}}$$
(5c)

As seen from equations (5), the three variables G, E, and L in the case of single-bit inputs are given by the functions  $INHIBIT(Y_k, Z_k)$ ,  $XNOR(Y_k, Z_k)$ , and  $INHIBIT(Z_k, Y_k)$ .

#### **3. Derivation of the Comparator Equations**

In this section, we derive the explicit output equations for a 4-bit comparator, and then generalize our results to an *n*-bit one. by obtaining the output equations in terms of recursive relations and boundary conditions. Figure 5 is a flow chart that compares the bits  $Y_k$  to the bits  $Z_k$  (starting from the *most significant* bit and ending with the *least significant* one, *i.e.*, for k = 3, 2, 1, and 0. As the flow chart indicates, the three outputs denoted as  $G_4, E_4$ , and  $L_4$  are given by

127 
$$G_4 = Y_3 \overline{Z_3} \vee (\overline{Y_3} \overline{Z_3} \vee Y_3 Z_3) (Y_2 \overline{Z_2} \vee (\overline{Y_2} \overline{Z_2} \vee Y_2 Z_2) (Y_1 \overline{Z_1} \vee (\overline{Y_1} \overline{Z_1} \vee Y_1 Z_1) Y_0 \overline{Z_0}))$$
128 (6a)

 $\mathbf{E}_4 = \Lambda_{m=0}^3 \quad (\overline{Y_m} \, \overline{Z_m} \lor Y_m Z_m)$ 

130 
$$L_{4} = \overline{Y_{3}}Z_{3} \vee (\overline{Y_{3}}\overline{Z_{3}} \vee Y_{3}Z_{3})(\overline{Y_{2}}Z_{2} \vee (\overline{Y_{2}}\overline{Z_{2}} \vee Y_{2}Z_{2})(\overline{Y_{1}}Z_{1} \vee (\overline{Y_{1}}\overline{Z_{1}} \vee Y_{1}Z_{1})\overline{Y_{0}}Z_{0}))$$
131 (6c)

(6b)

Equations (6) are demonstrated by the 8-variable Karnaugh map in Fig. 6, where 132 the cells for which  $G_4 = 1$  are entered by G and given a light blue color, while the 133 cells for which  $L_4 = 1$  are entered by L and given a pale red color, and the cells for 134 which  $E_4 = 1$  are entered by E and left uncolored. The single map in Fig. 6 is 135 obtained by combining three maps for the orthonormal variables  $G_4$ ,  $L_4$ , and  $E_4$ . 136 Both the cells for the functions  $G_4$  and  $L_4$  are covered by disjoint (non-overlapping 137 loops). For each of these two functions, there is one 64-cell loop, two 16-cell 138 loops, four 4-cell loops, and eight 1-cell loops. These loops come in four 139 consecutive stages, with the loops in a succeeding stage doubling in number and 140 diminishing to quarter size, compared to the loops in the preceding stage. 141 Remarkable symmetry could be observed with respect to the main diagonal of the 142 map. 143

Figure 6 is, in a sense, a summary of the results of equations (6) (for the 4-bit 144 comparator) demonstrated on an 8-variable Karnaugh map with inputs Y =145  $(Y_3Y_2Y_1Y_0)_2$  and  $\mathbf{Z} = (Z_3Z_2Z_1Z_0)_2$ . Though the analysis is intended for n = 4 on 146 the 8-variable map, the cases n = 3, 2, and 1 appear as special cases on 6-variable, 147 4-variable, and 2-variable submaps of the original map. The top left quarter of this 148 map is a 6-variable submap representing a 3-bit comparator with inputs  $\mathbf{Y} =$ 149  $(Y_2Y_1Y_0)_2$  and  $\mathbf{Z} = (Z_2Z_1Z_0)_2$ . Again, the top left quarter of this submap is a 4-150 variable submap representing a 2-bit comparator with inputs  $\mathbf{Y} = (Y_1 Y_0)_2$  and 151

152  $\mathbf{Z} = (Z_1 Z_0)_2$ . Finally, the top left quarter of this latter submap is a 2-variable 153 submap representing a 1-bit comparator with inputs  $\mathbf{Y} = (Y_0)_2$  and  $\mathbf{Z} = (Z_0)_2$ .

The analysis above for n = 4 on the 8-variable map of Fig. 6 can also be extended 154 to higher (encompassing) values of n. Figure 7 demonstrates the construction of 155 the 2*n*-variable map (for the *n*-bit comparator) from a 2(n-1)-variable map (for 156 the (n-1)-bit comparator). Theoretically, such a construction can be inductively 157 continued without limit. Therefore, one can easily imagine how the maps for 158  $n = 5, 6, 7 \dots etc.$  look like. The 2n-variable map might be viewed as a map-159 entered map [52-54] with two map variables  $Y_n$  and  $Z_n$ , and four major cells, each 160 of which having the size of a 2(n-1)-variable map. The middle point of this new 161 map is taken for a center of symmetry. Initially, the major cell  $\overline{Y_n}$   $\overline{Z_n}$  is filled with 162 the original 2(n-1)-variable map as it is. Next, the major cell  $Y_n Z_n$  is filled with 163 the original 2(n-1)-variable map reflected with respect to the center of 164 symmetry, while the major cell  $Y_n \overline{Z_n}$  is filled uniformly with a 'G' in each of its 165 cells. Finally, the major cell  $\overline{Y_n}$   $Z_n$  is filled uniformly with an 'L' in each of its 166 cells. In fact, one can start with a base case of the 2-variable map with inputs 167  $\mathbf{Y} = (Y_0)_2$  and  $\mathbf{Z} = (Z_0)_2$ , and use the recursive step suggested by Fig. 7 168 repeatedly, so as to construct any desirable 2n-variable map. 169

Equations (6) constitute probability-ready expressions [55-60] (See Appendix C), and hence, can be converted, on a one-to one basis, to the corresponding expectation expressions

173  $E\{G_4\} =$ 

174 
$$E\{Y_3\}E\{\overline{Z_3}\} + (E\{\overline{Y_3}\}E\{\overline{Z_3}\} + E\{Y_3\}E\{Z_3\})(E\{Y_2\}E\{\overline{Z_2}\} + (E\{\overline{Y_2}\}E\{\overline{Z_2}\} + E\{\overline{Y_2}\}E\{\overline{Z_2}\})$$

175  $E\{Y_2\}E\{Z_2\})(E\{Y_1\}E\{\overline{Z_1}\} + (E\{\overline{Y_1}\}E\{\overline{Z_1}\} + E\{Y_1\}E\{Z_1\})E\{Y_0\}E\{\overline{Z_0}\})).$  (7a)

176

177 
$$E\{E_4\} = \bigwedge_{m=0}^3 (E\{\overline{Y_m}\}E\{\overline{Z_m}\} + E\{Y_m\}E\{Z_m\}).$$
(7b)

178 
$$E\{L_4\} = E\{\overline{Y_3}\}E\{Z_3\} + (E\{\overline{Y_3}\}E\{\overline{Z_3}\} + E\{Y_3\}E\{Z_3\})(E\{\overline{Y_2}\}E\{Z_2\} + (E\{\overline{Y_2}\}E\{\overline{Z_2}\} + E\{Y_2\}E\{Z_2\})(E\{\overline{Y_1}\}E\{Z_1\} + (E\{\overline{Y_1}\}E\{\overline{Z_1}\} + E\{Y_1\}E\{Z_1\})E\{\overline{Y_0}\}E\{Z_0\})).$$
(7c)

181 A generalization of equations (6) is possible *via* the following recursive relations

182 
$$G_k = Y_k \overline{Z_k} \vee (\overline{Y_k} \ \overline{Z_k} \vee Y_k Z_k) \ G_{k-1}, \qquad 1 \le k \le n \quad (8a)$$

183 
$$E_k = (\overline{Y_k} \ \overline{Z_k} \lor Y_k Z_k) \ E_{k-1}, \qquad 1 \le k \le n \quad (8b)$$

184 
$$L_k = \overline{Y_k} Z_k \lor (\overline{Y_k} \ \overline{Z_k} \lor Y_k Z_k) L_{k-1}. \qquad 1 \le k \le n \quad (8c)$$

185 These recursive relations are used in conjunction with the boundary conditions

$$G_0 = Y_0 \overline{Z_0}, \tag{9a}$$

$$E_0 = \overline{Y_0} \ \overline{Z_0} \lor Y_0 Z_0, \tag{9b}$$

$$L_0 = \overline{Y_0} Z_0. \tag{9c}$$

189 Equations (8) have a complete-sum version of the form

190 
$$CS(G_n) = Y_k \overline{Z_k} \vee (Y_k \vee \overline{Z_k}) CS(G_{k-1}), \qquad 1 \le k \le n$$
(10a)

191 
$$CS(E_k) = (\overline{Y_k} \ \overline{Z_k} \lor Y_k Z_k) \ CS(E_{k-1}), \qquad 1 \le k \le n$$
(10b)

192 
$$CS(L_k) = \overline{Y_k}Z_k \lor (\overline{Y_k} \lor Z_k) CS(L_{k-1}). \qquad 1 \le k \le n$$
(10a)

193 Equations (10) are used together with a complete-sum version of (9), namely

194 
$$CS(G_0) = Y_0 \overline{Z_0}, \tag{11a}$$

$$CS(E_0) = \overline{Y_0} \,\overline{Z_0} \vee Y_0 Z_0, \tag{11b}$$

$$CS(L_0) = \overline{Y_0}Z_0. \tag{11c}$$

Equations (8) and (9) are also probability-ready expressions [55-60] (See Appendix C) that are useful in signal-probability calculations [61-69] as they transform on a one-to-one basis to the probability domain, namely

200 
$$E\{G_k\} = E\{Y_k\}E\{\overline{Z_k}\} + (E\{\overline{Y_k}\}E\{\overline{Z_k}\} + E\{Y_k\}E\{Z_k\}) E\{G_{k-1}\},$$
(12a)

201 
$$E\{E_k\} = (E\{\overline{Y_k}\}E\{\overline{Z_k}\} + E\{Y_k\}E\{Z_k\}) E\{E_{k-1}\},$$
 (12b)

202 
$$E\{L_k\} = E\{\overline{Y_k}\}E\{Z_k\} + (E\{\overline{Y_k}\}E\{\overline{Z_k}\} + E\{Y_k\}E\{Z_k\})E\{L_{k-1}\}.$$
 (12a)

203 
$$E\{G_0\} = E\{Y_0\}E\{\overline{Z_0}\},$$
 (13a)

204 
$$E\{E_0\} = (E\{\overline{Y_0}\}E\{\overline{Z_0}\} + E\{Y_0\}E\{Z_0\}),$$
 (13b)

205 
$$E\{L_0\} = E\{\overline{Y_0}\}E\{Z_0\}.$$
 (13c)

Figure 8 displays all the prime implicants of  $G_4$ , each on a separate map. There are 206 fifteen prime-implicant loops colored in dark blue to be distinguished from other 207 asserted cells of  $G_4$ , which remain colored in light blue. Each of these loops 208 (except the first) in an enlargement of one of the loops in Fig. 6 (entered with G), 209 so as to allow overlapping with earlier loops. Note that all fifteen loops pass 210 through the cell at row 0 and column 15, which is the all-0 cell for Z and the all-1 211 cell for Y. These prime-implicant loops are all essential. They come in four 212 consecutive stages, with the loops in a succeeding stage doubling in number and 213 diminishing to half size, compared to the loops in the preceding stage. The function 214  $G_4$  is a unate function with positive polarity in  $Y_3, Y_2, Y_1$  and  $Y_0$  and with negative 215 polarity in  $Z_3, Z_2, Z_1$  and  $Z_0$  (See Appendix E). The minimal sum (or complete 216 sum) for  $G_4$  is covered by one 64-cell loop, two 32-cell loops, four 16-cell loops, 217 and eight 8-cell loops, and is given by 218

$$G_4 = Y_3 \overline{Z_3} \vee$$

- 220  $Y_3Y_2\overline{Z_2} \vee \overline{Z_3}Y_2\overline{Z_2} \vee$
- 221  $Y_3\overline{Z_2}Y_1\overline{Z_1} \vee Y_3Y_2Y_1\overline{Z_1} \vee \overline{Z_3}Y_2Y_1\overline{Z_1} \vee \overline{Z_3}\overline{Z_2}Y_1\overline{Z_1} \vee$
- 222  $Y_3\overline{Z_2} \overline{Z_1}Y_0\overline{Z_0} \vee Y_3\overline{Z_2}Y_1Y_0\overline{Z_0} \vee Y_3Y_2Y_1Y_0\overline{Z_0} \vee Y_3Y_2\overline{Z_1}Y_0\overline{Z_0} \vee \overline{Z_3}Y_2\overline{Z_1}Y_0\overline{Z_0} \vee \overline{Z_3}Y_3Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_0\overline{Z_0} \vee \overline{Z_3}Y_3Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_3Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_3Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_3Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_2Y_0\overline{Z_0} \vee \overline{Z_3}Y_0\overline{Z_0} \vee \overline{Z_0} \vee \overline{Z_0$

(14a)

(14b)

- 223  $\overline{Z_3} \, \overline{Z_2} Y_1 Y_0 \overline{Z_0} \vee \overline{Z_3} \, \overline{Z_2} \, \overline{Z_1} Y_0 \overline{Z_0}$
- 224
- $225 = Y_3 \overline{Z_3} \vee$
- 226  $(Y_3 \lor \overline{Z_3})Y_2\overline{Z_2} \lor$
- 227  $(Y_3 \lor \overline{Z_3})(Y_2 \lor \overline{Z_2})Y_1\overline{Z_1} \lor$
- 228  $(Y_3 \vee \overline{Z_3})(Y_2 \vee \overline{Z_2})(Y_1 \vee \overline{Z_1})Y_0\overline{Z_0}$
- 229
- Note that the factored expression (14b) might be obtained from (10a) and (11a). Similar analysis is possible for the function  $L_4$ .

232

#### **4.** Conclusions

This paper is a tutorial on the basic concepts of switching algebra, including Boolean minimization, the complete sum (Blake canonical form), probability-ready

expressions, the Boole-Shannon expansion and unate Boolean functions. The topic 236 explored in this tutorial is the design of a well-known combinational circuit, 237 namely the *n*-bit digital magnitude comparator. The tool employed herein is a 238 regular and modular version of the 8-variable Karnaugh-map, for which the case 239 n = 4 of the *n*-bit comparator is explored. The cases n = 3, 2, and 1 appear as 240 special cases on 6-variable, 4-variable, and 2-variable submaps of the original map. 241 The analysis for n = 4 on the 8-variable map is shown to be extendible 242 (theoretically without limit) to higher (encompassing) values of n. 243

244

### 245 Appendix A: Basic Concepts of Boolean Minimization

This Appendix summarizes notions and concepts employed in the minimization of Boolean functions. Additional information is available in Lee [3], Muroga [4],

Boolean functions. Additional information is available in Lee [3], Murog
Rushdi [5-7], Hill and Peterson [8], and Roth and Kinney [14].

The two literals of a Boolean variable  $X_m$  are its complemented form  $\overline{X}_m$  and its 249 uncomplemented one  $X_m$ . A product (conjunction) of literals is called a **term** T(X)250 if a literal for each variable appears in it at most once, *i.e.*, a term is an irredundant 251 product (conjunction). A redundant product can be reduced to a term by 252 eliminating repeated appearances of a literal through employment of idempotency 253 of 'AND.' The constant 1 is the multiplication (ANDing) identity and is the 254 product or term of no literals. The dual of a term is the irredundant sum 255 (disjunction), called an alterm. The constant 0 is the addition (ORing) identity and 256 is the sum or alterm of no literals. The constant 1 is not an alterm and the constant 257 0 is not a term. A term T(X) is an **implicant** of a function f(X) (denoted by 258  $T(\mathbf{X}) \to f(\mathbf{X})$  or  $T(\mathbf{X}) \leq f(\mathbf{X})$  if every  $T(\mathbf{X})$  satisfying  $\{T(\mathbf{X}) = 1\}$  also satisfies 259  $\{f(X) = 1\}$ , while the converse is not necessarily true. A term/alterm  $T_i(X)$  is said 260 to subsume another term/alterm  $T_i(\mathbf{X})$  if the set of literals of  $T_i(\mathbf{X})$  is a subset of 261 that of  $T_i(\mathbf{X})$  (*i.e.*, the literals of  $T_i(\mathbf{X})$  include those of  $T_i(\mathbf{X})$ ). 262

A prime implicant P(X) of a Boolean function f(X) is an implicant of f(X) such that no other term subsumed by it is an implicant of f(X). An irredundant disjunctive form IDF(f(X)) of a Boolean function f(X) is a disjunction of some of its prime implicants that expresses f(X) but ceases to do so upon the removal of one of these prime implicants. A minimal sum MS(f(X)) (minimal irredundant form MIF(f(X)) of a Boolean function f(X) is an irredundant disjunctive form for the function with the minimum number of prime implicants such that the total number of their literals is minimum.

An essential (core) prime implicant of f(X) is a prime implicant that appears in 271 every irredundant disjunctive form for f(X). For every essential prime implicant, 272 there exists an asserted minterm of f(X) that subsumes it and does not subsume 273 any other prime implicant. This means that the Karnaugh-map loop covering an 274 essential prime implicant is the only loop that covers the cell of this asserted 275 minterm. An absolutely eliminable prime implicant of f(X) is a prime implicant 276 that does not appear in any irredundant disjunctive form for f(X). A conditionally 277 eliminable prime implicant of f(X) is a prime implicant that appears in some 278 irredundant disjunctive form(s) for f(X), but that does not appear in other 279 irredundant disjunctive form(s) for f(X). 280

281

295

### 282 Appendix B: The Complete Sum (Blake Canonical Form)

The Complete Sum CS(f(X)) of a Boolean function f(X) (also called its Blake 283 **Canonical Form** BCF(f(X)) is the disjunction (ORing) of all its prime 284 implicants, and nothing else [70-78]. The complete sum is a closure, unique and 285 canonical formula for f(X). It is the minimal or absorptive special case of a 286 syllogistic formula of f(X), where a syllogistic formula is defined as a sum-of-287 products formula, whose terms include, but are not necessarily confined to, all the 288 prime implicants of  $f(\mathbf{X})$ . Complete-sum construction usually requires the two 289 operations of: (a) absorbing a term by another, and (b) generating the consensus of 290 two ORed terms. A brief explanation of these operations follows. 291

292 **B.1. Absorbing a Term by Another** 

If a term  $T_1(X)$  subsumes (implies) another  $T_2(X)$ , then the disjunction ( $T_1(X) \lor T_2(X)$ ) could simply be rewritten as  $T_2(X)$ , *viz*.

$$T_1(X) \lor T_2(X) = T_2(X).$$
 (B.1)

The deletion of  $T_1(X)$  in (B.1) is called absorption of the subsuming term  $T_1(X)$  in the subsumed term  $T_2(X)$ . For example, the term  $XY\bar{Z}W$  subsumes each of the sixteen terms  $XY\bar{Z}W, Y\bar{Z}W, X\bar{Z}W, XYW, XY\bar{Z}, \bar{Z}W, YW, XW, Y\bar{Z}, X\bar{Z}, XY, W, \bar{Z},$  Y, X, and 1. Hence, it could be deleted if it is ORed with any of them. The complete sum is an absorptive syllogistic formula, *i.e.*, it is a syllogistic formula in which no term subsumes another.

#### **B.2. Generating the Consensus of Two ORed Terms**

Two terms  $T_1(X)$  and  $T_2(X)$  have a consensus if and only if they have exactly one opposition, *i.e.*, exactly one variable that appears complemented  $(\bar{X}_m)$  in one term (say  $T_1(X)$ ) and appears uncomplemented  $(X_m)$  in the other term. In such a case, the consensus is the ANDing of the remaining literals of the two terms, *i.e.* 

307 
$$consenus(T_1(X), T_2(X)) = (T_1(X) / \bar{X}_m) \wedge (T_2(X) / X_m),$$
 (B.2)

where (f/t) denotes the Boolean quotient of the function f by the term t, *i.e.*, the restriction of f when t is asserted [59, 70, 78], *viz*.

310  $f/t = [f]_{t=1}$ . (B.3)

When two terms have a consensus, their disjunction can be augmented by this consensus, *i.e.* 

313 
$$T_1(X) \lor T_2(X) = T_1(X) \lor T_2(X) \lor consenus(T_1(X), T_2(X)).$$
 (B.4)

For example, the terms  $A\overline{B}$  and BC have a single opposition and are represented on 314 the Karnaugh map by two disjoint loops sharing a border, and hence their 315 disjunction can be augmented by their consensus  $(A\overline{B}/\overline{B}) \wedge (BC/B) = AC$ , which 316 is a loop extending across the common border between the original loops and 317 covering the part  $A\overline{B}C$  of  $A\overline{B}$  and the part ABC of BC. By contrast, the two terms A 318 and BC have zero opposition, and consequently non-disjoint or overlapping loops, 319 and possess zero or no consensus. The two terms  $A\overline{B}$  and  $\overline{AB}$  have more than one 320 opposition, and consequently disjoint far-away loops, and again possess zero or no 321 consensus [74]. 322

The complete-sum formula CS(f) may be generated by a two-step iterativeconsensus procedure, in which (a) a syllogistic formula F for f(X) is found by continually comparing terms and adding their consensuses (if any) to the current formula of f(X), and (b) the resulting formula is converted to an absorptive one ABS(F), again by continually comparing terms and deleting subsuming terms by absorbing them in their subsumed terms. A streamlined algorithmic version of iterative consensus is the Blake-Tison Method, which produces the complete sum by performing *explicit consensus generation* with respect to each bi-form variable, and following this by *absorption*. Alternatively, a *syllogistic formula* for the function might be produced (without explicit consensus generation) through multiplying out any suitable product-of-sums (pos) expression for the function to produce a sum-of-products (sop) expression [77].

#### 335 Appendix C: Probability-Ready Expressions

A Probability-Ready Expression [55-60] is a random expression that can be directly transformed, on a one-to-one basis, to its statistical expectation (its probability of being equal to 1) by replacing all logic variables by their statistical expectations, and also replacing logical multiplication and addition (ANDing and ORing) by their arithmetic counterparts. A logic expression is a *PRE* if

- a) all *ORed* terms are *disjoint* (*mutually exclusive*), and
- b) all *ANDed* sums (alterms) are *statistically independent*.
- 343 344

### 345 Appendix D: The Boole-Shannon Expansion

An effective way for converting a Boolean formula into a *PRE* form is to (repeatedly) employ the Boole-Shannon Expansion [59, 70], which takes the following form when implemented *w.r.t.* a single variable  $X_k$ 

349 
$$f(\mathbf{X}) = (\bar{X}_k \wedge f(\mathbf{X}|\mathbf{0}_k)) \vee (X_k \wedge f(\mathbf{X}|\mathbf{1}_k)), \quad (D.1)$$

This Boole-Shannon Expansion expresses the Boolean function f(X) in terms of its 350 two subfunctions  $f(X|0_k)$  and  $f(X|1_k)$ . These subfunctions are equal to the 351 Boolean quotients  $f(\mathbf{X})/\overline{X}_k$  and  $f(\mathbf{X})/X_k$ , and hence are obtained by restricting  $X_k$ 352 in the expression f(X) to 0 and 1, respectively. If f(X) is a sop expression of n 353 variables, the two subfunctions  $f(X|0_k)$  and  $f(X|1_k)$  are functions of at most 354 (n-1) variables. If the Boole-Shannon expansion is applied in sequence to the n 355 variables of f(X), the expansion tree is a complete binary tree (usually called a 356 Binary Decision Diagram) of  $2^n$  leaves. These leaves are functions of no variables. 357 or constants, and equal the entries of a corresponding conventional Karnaugh map of 358  $f(\mathbf{X})$  [79]. Sibling nodes (nodes at the same level) of this expansion tree constitute 359 the entries of a variable-entered (or a map-entered) Karnaugh map of f(X) [79]. 360

361

#### 362 Appendix E: Unate Boolean Functions

A Boolean function  $f(\mathbf{X}) = f(X_1, X_2, ..., X_{k-1}, X_k, X_{k+1}, ..., X_n)$  is called *unate* if and only if it can be represented as a normal (sum-of-products or product-of-sums) formula in which no variable appears both complemented and un-complemented, *i.e.*, every variable is mono-form and no variable is bi-form. This Boolean function is called *positive* in its argument  $X_k$ , if there exists a normal representation of the function in which  $X_k$  does not appear complemented. This happens if and only if every occurrence of the literal  $\overline{X}_k$  is redundant and can be eliminated, *i.e.*, if and only if there exist functions  $f_1$  and  $f_2$  (independent of  $X_k$ ) such that [80-86]

$$f(\mathbf{X}) = X_k \ f_1(X_1, X_2, \dots, X_{k-1}, X_{k+1}, \dots, X_n) \lor f_2(X_1, X_2, \dots, X_{k-1}, X_{k+1}, \dots, X_n).$$
(E.1)

A Boolean function f(X) is called *negative* in its argument  $X_k$ , if there exists a normal representation of the function in which  $X_k$  does not appear uncomplemented. This happens if and only if every occurrence of the literal  $X_k$  is redundant and can be eliminated, i.e., if and only if there exist functions  $f_3$  and  $f_4$ (independent of  $X_k$ ) such that [80-86]

379

371

$$f(\mathbf{X}) = f_3(X_1, X_2, \dots, X_{k-1}, X_{k+1}, \dots, X_n) \vee \bar{X}_k f_4(X_1, X_2, \dots, X_{k-1}, X_{k+1}, \dots, X_n).$$
(E.2)

If the function  $f(\mathbf{X})$  is *positive* in its argument  $X_k$ , then its subfunctions are  $f(\mathbf{X}|\mathbf{1}_k) = f(\mathbf{X})/X_k = f_1 \lor f_2$  and  $f(\mathbf{X}|\mathbf{0}_k) = f(\mathbf{X})/\overline{X}_k = f_2$ , which means that  $f(\mathbf{X}|\mathbf{0}_k) \le f(\mathbf{X}|\mathbf{1}_k)$ . Similarly, if the function  $f(\mathbf{X})$  is *negative* in its argument  $X_k$ , then its subfunctions are  $f(\mathbf{X}|\mathbf{1}_k) = f(\mathbf{X})/X_k = f_3$  and  $f(\mathbf{X}|\mathbf{0}_k) = f(\mathbf{X})/X_k$  $\overline{X}_k = f_3 \lor f_4$ , which means that  $f(\mathbf{X}|\mathbf{1}_k) \le f(\mathbf{X}|\mathbf{0}_k)$ .

All threshold (linearly-separable) functions are unate, but the converse is not true [87-91]. The function  $X_1X_2 \vee X_3X_4$  is an example of a unate function that is not threshold. All the prime implicants of a unate function are essential, so that it has a single irredundant disjunctive form, which serves as both its (unique) minimal sum and its complete sum.

392

#### 393 **References**

- [1] Karnaugh, M. (1953). The map method for synthesis of combinational logic circuits. *Transactions of the American Institute of Electrical Engineers, Part I:* Communication and Electronics, 72(5), 593-599.
- [2] Hurley, R. B., (1963). Probability maps, *IEEE Transactions on Reliability*, *R-12*(3): 39-44.
- [3] Lee, S. C. (1978). *Modern Switching Theory and Digital Design*, Prentice-Hall, Englewood
   Cliffs, New Jersey, NJ, USA.

- 400 [4] Muroga, S., (1979). Logic Design and Switching Theory, John Wiley, New York, NY, USA.
- [5] Rushdi, A. M. (1983). Symbolic reliability analysis with the aid of variable-entered Karnaugh
   maps, *IEEE Transactions on Reliability*, *R-32*(2): 134-139.
- 403 [6] Rushdi, A. M. (1986). Map differentiation of switching functions. *Microelectronics and* 404 *Reliability*, 26(5), 891-907.
- [7] Rushdi, A. M. (1987). Improved variable-entered Karnaugh map procedures. *Computers & electrical engineering*, 13(1), 41-52.
- 407 [8] Hill, F. J., & Peterson, G. R. (1993). *Computer Aided Logical Design with Emphasis on VLSI*, 4th Edition, Wiley, New York, NY, USA.
- [9] Rushdi, A. M. A., (1997). Karnaugh map, Encyclopedia of Mathematics, Supplement
  Volume I, M. Hazewinkel (Editor), Boston, Kluwer Academic Publishers, pp. 327-328.
  Available at <u>http://eom.springer.de/K/k110040.html</u>.
- [10] Rushdi, A. M., & Al-Yahya, H. A. (2000). A Boolean minimization procedure using the
  variable-entered Karnaugh map and the generalized consensus concept. *International Journal*of Electronics, 87(7), 769-794.
- [11] Rushdi, A. M., & Al-Yahya, H. A. (2001). Further improved variable-entered Karnaugh
  map procedures for obtaining the irredundant forms of an incompletely-specified switching
  function. Journal of King Abdulaziz University: *Engineering Sciences*, *13*(1), 111-152.
- [12] Rushdi, A. M., & Al-Yahya, H. A. (2001). Derivation of the complete sum of a switching
  function with the aid of the variable-entered Karnaugh map. *Journal of King Saud University-Engineering Sciences*, 13(2), 239-268.
- [13] Rushdi, A. M., & Al-Yahya, H. A. (2002). Variable-entered Karnaugh map procedures for
  obtaining the irredundant disjunctive forms of a switching function from its complete
  sum. *Journal of King Saud University-Engineering Sciences*, *14*(1), 13-26.
- 424 [14] Roth, C. & Kinney, L., (2014). *Fundamentals of Logic Design*,7th Edition, Cengage
  425 Learning, Stamford, CT, USA.
- [15] Rushdi, A. M. A., & Ghaleb, F. A. M. (2014). The Walsh spectrum and the real transform
  of a switching function: A review with a Karnaugh-map perspective. *Journal of Engineering and Computer Sciences, Qassim University*, 7(2), 73-112.
- 429 [16] Fabricius, E. D. (2017). *Modern Digital Design and Switching Theory*. CRC Press.
- 430 [17] Cavanagh, J. (2017). Digital Design and Verilog HDL Fundamentals. CRC Press.

[18] Rushdi, A. M. A., & Badawi, R. M. S. (2017). Karnaugh-map utilization in Boolean
analysis: The case of war termination. *Journal of Qassim University: Engineering and Computer Sciences*, 10(1), 53-88.

- 434 [19] Deschamps, J. P., Valderrama, E., & Terés, L. (2017). *Digital systems: From Logic Gates* 435 *to Processors*. Springer.
- [20] Rushdi, A. M. A., & Badawi, R. M. S. (2017). Karnaugh map utilization in Coincidence
  Analysis, *Journal of King Abdulaziz University: Faculty of Computers and Information Technology*, 6(1-2) 37-44.
- [21] Rushdi, A. M. A. (2018). Utilization of Karnaugh maps in multi-value qualitative
   comparative analysis, *International Journal of Mathematical, Engineering and Management Sciences (IJMEMS)*, 3(1), 28-46.
- [22] Rushdi, R. A., & Rushdi, A. M. (2018). Karnaugh-map utility in medical studies: The
  case of Fetal Malnutrition. *International Journal of Mathematical, Engineering and Management Sciences (IJMEMS)*, 3(3), 220-244.
- [23] Rushdi, A. M. A., & Badawi, R. M. S. (2019). Computer engineers look at Qualitative
  Comparative Analysis. *International Journal of Mathematical, Engineering and Management Sciences (IJMEMS)*, 4(3).
- 448 [24] Roth, C. H. (1993, November). Computer aids for teaching logic design. In *Proceedings* 449 *of IEEE Frontiers in Education Conference-FIE'93* (pp. 188-191). IEEE.
- 450 [25] Hacker, C., & Sitte, R. (2004). Interactive teaching of elementary digital logic design
  451 with WinLogiLab. *IEEE Transactions on Education*, 47(2), 196-203.
- 452 [26] Solairaju, A., & Periyasamy, R. (2011). Optimal Boolean function simplification through
  453 K-map using object-oriented algorithm. *International Journal of Computer*454 *Applications*, 15(7), 28-32.
- [27] Baneres, D., Clarisó, R., Jorba, J., & Serra, M. (2014). Experiences in digital circuit
  design courses: A self-study platform for learning support. *IEEE Transactions on Learning Technologies*, 7(4), 360-374.
- 458 [28] Battistella, P., & von Wangenheim, C. G. (2016). Games for teaching computing in higher
  459 education–a systematic review. *IEEE Technology and Engineering Education*, 9(1), 8-30.
- [29] Rushdi, A. M., Zagzoog, S. S. (2018). Derivation of all particular solutions of a 'big'
  Boolean equation with applications in digital design. *Current Journal of Applied Science and Technology*. 27(3), 1-16.
- [30] Salhi, Y. (2018, September). Approaches for enumerating all the essential prime
  implicants. In *International Conference on Artificial Intelligence: Methodology, Systems, and Applications* (pp. 228-239). Springer, Cham.
- 466 [31] Halder, A. K. (1982). Karnaugh map extended to six or more variables. *Electronics*467 *Letters*, 18(20), 868-870.
- 468 [32] Motil, J. M. (2017). Views of digital logic & probability via sets, numberings. Available
   469 at: <u>http://www.csun.edu/~jmotil/ccSetNums2.pdf</u>.

- [33] Rushdi, A. M., Zagzoog, S. S. & Balamesh, A. S. (2019). Derivation of a scalable
  solution for the problem of factoring an n-bit integer, *Journal of Advances in Mathematics and Computer Science*, 30(1), 1-22.
- [34] Rushdi, A. M. A., & Alsayegh, A. B., Reliability analysis of a commodity-supply multistate system using the map method, , *Journal of Advances in Mathematics and Computer Science*, 31(2), 1-17.
- 476 [35] Fantauzzi, G. (1968, April). Application of Karnaugh maps to Maitra cascades.
  477 In *Proceedings of the April 30--May 2, 1968, spring joint computer conference* (pp. 291478 296). ACM.
- 479 [36] Edwards, C. R., & Hurst, S. L. (1978). A digital synthesis procedure under function
  480 symmetries and mapping methods. *IEEE Transactions on Computers*, C-27(11), 985-997.
- 481 [37] Heiss, M. (1990). Error-detecting unit-distance code. *IEEE Transactions on Instrumentation and Measurement*, 39(5), 730-734.
- [38] Pomeranz, I., & Reddy, S. M. (1999). Pattern sensitivity: A property to guide test
  generation for combinational circuits. In *Proceedings Eighth Asian Test Symposium*(ATS'99) (pp. 75-80). IEEE.
- [39] Tabandeh, M. (2012). Application of Karnaugh map for easy generation of error correcting codes. *Scientia Iranica*, *19*(3), 690-695.
- [40] El-Maleh, A. H., & Oughali, F. C. (2014). A generalized modular redundancy scheme for
  enhancing fault tolerance of combinational circuits. *Microelectronics Reliability*, 54(1), 316326.
- 491 [41] Pezeshkpour, P., & Tabandeh, M. (2015). Data bits in Karnaugh map and increasing map capability in error correcting, pp. 1-8. *arXiv preprint arXiv:1502.02253*.
- [42] Rushdi, A. M. A., & Ba-Rukab, O. M. (2017). Map calculation of the Shapley-Shubik
  voting powers: An example of the European Economic Community. *International Journal of Mathematical, Engineering and Management Sciences (IJMEMS)*, 2(1), 17-29.
- 496 [43] Rushdi, A. M. A., & Ba-Rukab, O. M. (2017). Calculation of Banzhaf voting indices
  497 utilizing variable-entered Karnaugh maps. British Journal Mathematics and Computer
  498 Science, 20(4), 1-17.
- [44] Rushdi, A. M., and Al-Khateeb, D. L., A review of methods for system reliability
  analysis: A Karnaugh-map perspective, *Proceedings of the First Saudi Engineering Conference, Jeddah, Saudi Arabia*, vol. 1, pp. 57-95, (1983).
- [45] Rushdi, A. M., Overall reliability analysis for computer-communication networks,
   *Proceedings of the Seventh National Computer Conference*, Riyadh, Saudi Arabia, pp. 23-38,
   (1984).

- [46] Rushdi, A. M., On reliability evaluation by network decomposition, *IEEE Transactions* on *Reliability*, R-33(5): 379-384, (1984), Corrections: *ibid*, R-34(4): 319 (1985).
- [47] Rushdi, A. M. A., & Zagzoog, S. S. (2018). Design of a digital circuit for integer
  factorization via solving the inverse problem of logic. *Journal of Advances in Mathematics and Computer Science*, 26(3), 1-14.
- [48] Rushdi, A. M., Zagzoog, S. S., & Balamesh, A. S. (2018). Design of a hardware circuit
  for integer factorization using a big Boolean algebra. *Journal of Advances in Mathematics and Computer Science*, 27(1), 1-25.
- 513 [49] Taylor, F. J., Gill, R., Joseph, J., & Radke, J. (1988). A 20 bit logarithmic number system
  514 processor. *IEEE Transactions on Computers*, *37*(2), 190-200.
- 515 [50] Thapliyal, H., Ranganathan, N., & Ferreira, R. (2010, August). Design of a comparator
  516 tree based on reversible logic. In *10th IEEE International Conference on*517 *Nanotechnology* (pp. 1113-1116). IEEE.
- 518 [51] Morrison, M., Lewandowski, M., & Ranganathan, N. (2012, August). Design of a tree519 based comparator and memory unit based on a novel reversible logic structure. In 2012 IEEE
  520 *Computer Society Annual Symposium on VLSI* (pp. 231-236). IEEE.
- [52] Rushdi, A. M. (1987). Logic design of NAND (NOR) circuits by the entered-map factoring method. *Microelectronics Reliability*, 27(4), 693-701.
- [53] Rushdi, A. M., & Ba-Rukab, O. M. (2007). A purely map procedure for two-level
  multiple-output logic minimization. *International Journal of Computer Mathematics*, 84(1),
  1-10.
- [54] Rushdi, A. M., & Ba-Rukab, O. M. (2004). A map procedure for two-level multipleoutput logic minimization. In *Proceedings of the Seventeenth National Computer Conference* (pp. 521-532).
- [55] Rushdi, A. M., and Goda, A. S., Symbolic reliability analysis via Shannon's expansion
  and statistical independence, *Microelectronics and Reliability*, 25(6): 1041-1053, (1985).
- [56] Rushdi, A. M., and AbdulGhani A. A., A comparison between reliability analyses based
   primarily on disjointness or statistical independence, *Microelectronics and Reliability*, 33:
   965-978, (1993).
- [57] Rushdi, A. M. A., & Hassan A. K. (2015). Reliability of migration between habitat
   patches with heterogeneous ecological corridors, *Ecological modelling*, 304, 1-10.
- [58] Rushdi, A. M. A., & Hassan A. K. (2016). An exposition of system reliability analysis
  with an ecological perspective, *Ecological Indicators*, 63, 282-295.
- [59] Rushdi, A. M., & Rushdi, M. A. (2017). Switching-Algebraic Analysis of System *Reliability*, Chapter 6 in M. Ram and P. Davim (Editors), Advances in Reliability and System *Engineering*, Management and Industrial Engineering Series, Springer International
  Publishing, Cham, Switzerland, 139-161.

- [60] Rushdi, A. M., & Alturki, A. M. (2018). Novel representations for a coherent threshold
  reliability system: A tale of eight signal flow graphs. *Turkish Journal of Electrical Engineering & Computer Sciences*, 26(1), 257-269.
- [61] Parker, K. P., and E. J. McCluskey, Probabilistic treatment of general combinational networks,
   *IEEE Transactions on Computers*, C-24(6): 668-670, (1975).
- 547 [62] Ogus, R. C., The probability of a correct output from a combinational circuit, *IEEE* 548 *Transactions on Computers*, C-24(5): 534-544, (1975).
- [63] McCluskey, E. J., K. P. Parker, and J. J. Shedletsky, Boolean network probabilities and network design, *IEEE Transactions on Computers*, 27 (2): 187-189, (1978).
- [64] Krishnamurthy, B., and I. G. Tollis, Improved techniques for estimating signal probabilities.
   *IEEE Transactions on Computers*, 38 (7): 1041-1045, (1989).
- [65] Ercolani, S., M. Favalli, M. Damiani, P. Olivo, and B. Ricco, Estimate of signal probability in
   combinational logic networks, Proceedings of the 1<sup>st</sup> IEEE European Test Conference, 132-138,
   (1989).
- [66] Jiang, Y., Y. Tang, Y. Wang, and Y. Savaria, Evaluating the output probability of Boolean
   functions without floating point operations, *IEEE Canadian Conference on Electrical and Computer Engineering*, 1: 433-437, (1999).
- Franco, D. T., M. C. Vasconcelos, L. Naviner, and J. F. Naviner, Signal probability for
   reliability evaluation of logic circuits, *Microelectronics Reliability*, 48 (8): 1586-1591, (2008).
- [68] Han, J., H. Chen, E. Boykin, and J. Fortes, Reliability evaluation of logic circuits using probabilistic gate models, *Microelectronics Reliability*, 51 (2): 468-476, (2011).
- [69] Qian, W., M. D. Riedel, H. Zhou, and J. Bruck, Transforming probabilities with combinational
   logic. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30 (9):
   1279-1292 (2011).
- 566 [70] Brown, F. M., 1990. Boolean Reasoning: The Logic of Boolean Equations, Kluwer
   567 Academic Publishers, Boston, USA.
- [71] Rushdi, AM, Ba-Rukab, OM. Map derivation of the closures for dependency and
  attribute sets and all candidate keys for a relational database, Journal of King Abdulaziz
  University: Engineering Sciences 2014; 25(2): 3-34.
- [72] Rushdi, A. M. A., & Albarakati, H. M. (2014). Construction of general subsumptive
  solutions of Boolean equations via complete-sum derivation. *Journal of Mathematics and statistics*, *10*(2), 155-168.
- [73] Rushdi, AM, Alshehri, TM, Zarouan, M, Rushdi, MA. Utilization of the Modern
  Syllogistic Method in the exploration of hidden aspects in engineering ethical dilemmas.
  Journal of King Abdulaziz University: Computers and Information Technology 2014, 3(1):
  73-127.

- [74] Rushdi, AM, Zarouan, M, Alshehri, TM, Rushdi, MA. The incremental version of the
   Modern Syllogistic Method. Journal of King Abdulaziz University: Engineering Sciences
   2015; 26(1): 25-51.
- [75] Rushdi, A. M., & Rushdi, M. A. (2015). Utilization of the modern syllogistic method in
   the service of academic advising. In *Proceedings of KAU Conference on Academic Advising in Higher Education* (pp. 228-241).
- [76] Rushdi, AM, and Rushdi, MA. Switching-algebraic algorithmic derivation of candidate
   keys in relational databases, Proceedings of the IEEE International Conference on Emerging
   Trends in Communication Technologies (ICETCT-2016), 2016.
- [77] Rushdi, A. M. & Rushdi, M. A. (2018). *Mathematics and Examples of the Modern Syllogistic Method of Propositional Logic*, Chapter 6 (pp. 123-167) in Ram, M. (Editor), *Mathematics Applied in Information Systems*, Bentham Science Publishers, Emirate of Sharjah, United Arab Emirates.
- [78] Rushdi, A. M. A., & Ghaleb, F. A. M. (2019). Novel Characterizations of the JK
  Bistables (Flip Flops). *Journal of Engineering Research and Reports*, 4(3), 1-20
- [79] Rushdi, A. M. A., & Ghaleb, F. A. M. (2016). A tutorial exposition of semi-tensor
   products of matrices with a stress on their representation of Boolean functions. *Journal of King Abdulaziz University: Faculty of Computers and Information Technology*, 5(1-2), 3-41.
- [80] McNaughton, R. (1961). Unate truth functions. *IRE Transactions on Electronic Computers*, (1),
   1-6.
- [81] Choudhury, A., Sarma, D., & Das, S. R. (1967). Minimal Third-order Expressions of Boolean
   Unate Functions. *International Journal of Control*, 6(5), 447-459.
- Fisher, L. T. (1974). Unateness properties of AND-EXCLUSIVE-OR logic circuits. *IEEE Transactions on Computers*, C-24(2), 166-172.
- [83] Thayse, A., & Deschamps, J. P. (1977). Logic properties of unate discrete and switching
   functions. *IEEE Transactions on Computers*, C-26(12), 1202-1212.
- [84] Srivatsa, S. K., & Biswas, N. N. (1977). Karnaugh map analysis and synthesis of threshold
   functions. *International Journal of Systems Science*, 8(12), 1385-1399.
- [85] Hansen, P., & Simeone, B. (1986). Unimodular functions. *Discrete Applied Mathematics*, 14(3), 269-281.
- [86] Feigelson, A., & Hellerstein, L. (1997). The forbidden projections of unate functions. *Discrete Applied Mathematics*, 77(3), 221-236.
- [87] Muroga, S., Tsuboi, T., & Baugh, C. R. (1970). Enumeration of threshold functions of eight variables. *IEEE Transactions on Computers*, *C-19*(9), 818-825.
- [88] Rushdi, A. M. (1990). Threshold systems and their reliability. *Microelectronics and Reliability*, 30(2), 299-312.

- [89] Zhang, R., Gupta, P., Zhong, L., & Jha, N. K. (2005). Threshold network synthesis and
  optimization and its application to nanotechnologies. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 24(1), 107-118.
- [90] Subirats, J. L., Jerez, J. M., & Franco, L. (2008). A new decomposition algorithm for threshold
  synthesis and generalization of Boolean functions. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 55(10), 3188-3196.
- [91] Rushdi, A. M. A., & Alturki, A. M. (2015). Reliability of coherent threshold systems. *Journal of Applied Sciences*, *15*(3), 431-443.



623

Fig. 1. The general layout of the eight-variable Karnaugh map used herein. The cell colored in green (column 15 and row 0) represents the minterm  $X_1\overline{X_2}X_3\overline{X_4}X_5\overline{X_6}X_7\overline{X_8}$  or the bit sequence 10101010. Its eight logically adjacent or neighboring cells are highlighted in yellow. Only four of these cells are visually adjacent to the original cell when the map is viewed to lie on a torus.



Fig. 2. The eight-variable Karnaugh map of Fig. 1. There are two borders of the variable  $X_3$  (separating its internal domain ( $X_3 = 1$ ) and external domain ( $X_3 = 0$ )), which are highlighted in bold. There are two internal regions for the variable  $X_5$  (colored) which are centered around these borders.



Fig. 3. A comparator is a combinational circuit that compares two n-bit inputs **Y** and **Z** and produces three orthonormal outputs  $G = \{\mathbf{Y} > \mathbf{Z}\}$ ,  $E = \{\mathbf{Y} = \mathbf{Z}\}$  and  $L = \{\mathbf{Y} < \mathbf{Z}\}$  such that  $G \lor E \lor L = 1$ , GE = EL = LG = 0, and consequently  $G = \overline{EL}, E = \overline{GL}$ , and  $L = \overline{GE}$ .

$$\begin{array}{c} & & Y_k & & \\ & &$$

Fig. 4. Karnaugh map for two single-bit inputs  $Y_k$  and  $Z_k$ . Note that  $\{E = 1\} \equiv \{\overline{Y_k}\overline{Z_k} = 1\} \lor \{Y_kZ_k = 1\} \equiv \{\overline{Y_k}\overline{Z_k} \lor Y_kZ_k = 1\}.$ 



Fig. 5. A flow chart depicting the comparison of a four-bit input  $\mathbf{Y} = (Y_3 Y_2 Y_1 Y_0)_2$ 665 to another four-bit input  $\mathbf{Z} = (Z_3 Z_2 Z_1 Z_0)_2$ . The comparator starts by comparing 666 the highest-order or most-significant bits (MSB) first. If equality exists  $(Y_3 = Z_3)$ , 667 then the comparator compares the next lower bits and so on until it reaches the 668 lowest-order or least-significant bits (LSB). If equality still exists then the two 669 numbers are defined as being equal (Y = Z). If inequality is detected at any stage 670 (either  $Y_k > Z_k$  or  $Y_k < Z_k$ ) the relationship between the two numbers Y and Z671 is determined (respectively as Y > Z or Y < Z) and no further comparison is 672 needed. 673



Fig. 6. A summary of the results of equations (6) (for the 4-bit comparator) 677 demonstrated on an 8-variable Karnaugh map with inputs  $\mathbf{Y} = (Y_3 Y_2 Y_1 Y_0)_2$  and 678  $\mathbf{Z} = (Z_3 Z_2 Z_1 Z_0)_2$ . The top left quarter of this map is a 6-variable submap 679 representing a 3-bit comparator. Again, the top left quarter of this submap is a 4-680 variable submap representing a 2-bit comparator. Finally, the top left quarter of 681 this latter submap is a 1-variable submap representing a 1-bit comparator. 682 Remarkable symmetry could be observed with respect to the main diagonal of the 683 map. 684



Fig. 7. Construction of the 2*n*-variable map (for the *n*-bit comparator) from the 2(n-1)-variable map (for the (n-1)-bit comparator). Theoretically, such a construction can be inductively continued without limit.



(b1)  $Y_3 Y_2 \overline{Z}_2$ 

(b2)  $\overline{Z}_3 Y_2 \overline{Z}_2$ 











(d3)  $Y_3 Y_2 Y_1 Y_0 \overline{Z}_0$ 

 $(d4) Y_3 Y_2 \overline{Z}_1 Y_0 \overline{Z}_0$ 



Fig. 8. A complete sum (and also a minimal sum) for  $G_4$  given by loops on fifteen maps. Note that this coverage proves that G is a unate function (with a positive polarity in  $Y_k$  ( $0 \le k \le 3$ ) and a negative polarity in  $Z_k$  ( $0 \le k \le 3$ ). Note that all loops pass through the shaded cell ( $Y_3Y_2Y_1Y_0Z_3Z_2Z_1Z_0$ ) = (11110000), which is the all-1 cell for **Y** and the all-0 cell for **Z**. Each of the fifteen loops in this figure is an *essential* prime-implicant loop, since it is the only loop covering some of its cells. For example, the loop  $\overline{Z}_3\overline{Z}_2\overline{Z}_1Y_0\overline{Z}_0$  in (d8) is the only PI loop covering

- the cell  $\overline{Y}_3 \overline{Z}_3 \overline{Y}_2 \overline{Z}_2 \overline{Y}_1 \overline{Z}_1 Y_0 \overline{Z}_0$  (labelled with G). This cell has three asserted neighbors only, and if
- it could be covered by an 8-cell loop (which is the case herein), such a loop would be an essential
- 725 PI loop.