

Specialized Singulation Punch Design for Package Chip-out Elimination

Antonio R. Sumagpang Jr.¹, Frederick Ray I. Gomez^{1*}

¹STMicroelectronics, Inc., Calamba City, Laguna, Philippines 4027

ABSTRACT

In the semiconductor manufacturing industry, package chip-out is a common defect frequently encountered in trim and form (T/F) process. For thin shrink small outline package (TSSOP), top defect incurred during assembly manufacturing was the package chip-out located at the top surface of the package. In this scenario, the end-of-line (EOL) process parts per million (PPM) and its non-conformance report (NCR) are high. This paper discussed how the TSSOP20 package (hereinafter referred to as Device A) chip-out was addressed and replicated or simulated through package design simulation.

Keywords: Singulation; singulation punch; package chip-out

1. INTRODUCTION

Package chip-out is a common defect frequently encountered in trim and form (T/F) process at the semiconductor assembly manufacturing. Package chip-out is defined as a region of material missing from a body. This region does not progress completely through the component and is formed after the component is manufactured. The body is given by its length, width, and depth from a projection of the design plat-form. Through this definition, Figs. 1 and 2 show the location the signature of chip-out on the top surface of the thin shrink small outline package 20-lead (TSSOP20, hereinafter referred to as Device A) package.




Fig. 1. Chip-out location at the lower right of the package (signature 1)




Fig. 2. Chip-out location at the upper left of the package (signature 2)

These package chip-out signatures were captured during the singulation stage at the trim and form process. Fig. 3 illustrates the assembly process flow, while Fig. 4 shows the

* Tel.: +63 2 792 5665


E-mail address: antonio.sumagpang@st.com, frederick-ray.gomez@st.com

37 process mapping of the chip-out. It is worth noting that process flow varies with the product
 38 and the technology [1-3]. With the continuing technology trends [4-7], challenges in
 39 assembly manufacturing are inevitable.
 40



41
 42
 43
 44

Fig. 4. Assembly process flow of Device A




45
 46
 47

Fig. 4. Chip-out process mapping

48
49
50

Fig. 5 shows how the package contacted with the tool during the singulation stage.




51
52
53
54
55
56
57
58
59
60

Fig. 5. Trim and form tooling for package singulation

1.1 The End-of-Line Assembly Manufacturing Performances

Device A package chip-out trend in Fig. 6 showed significant failure from January to September of 2007, for end-of-line (EOL) assembly processes.




61
62
63
64
65
66
67
68
69
70
71
72
73

Fig. 6. Package chip-out PPM trend (actual PPM intentionally not shown)

2. EXPERIMENTAL SECTION

A dimensional analysis using the AutoCAD software [8] in Fig. 7, was performed to validate the original setup of the singulation tool. Figure 6 shows the dimensional condition of the original setup against the simulated dimensional punch requirement. It also shows the possibility of package contact clearances in case the punch will shift in the extreme left and right locations.



74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91

Fig. 7. Simulation with the original setup dimension condition and the required punch dimension

A package chip-out can occur in two possible situations: one at the singulation stage of trim form process in which the package has a direct contact with the singulation punch, and two at the singulation tool set-up that requires dimensional standards.

2.1 Package Chip-out Failure Mechanism on Singulation Punch

The singulation punch in TF process guides and holds the package units to singulate from the leadframe matrix. Punch applies a certain external force to the package and holds the unit to singulate. Punch requires a critical dimension in order to perform its required function. Fig. 8 shows the how the unit is being singulated in case the singulation punch does not comply with the required dimension.




Fig. 8. Possible mis-alignment during package singulation

92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111

3. RESULTS AND ANALYSIS

3.1 Replication and Simulation of Package Chip-out Signatures

Actual validation was made based on the dimensions simulated from AutoCAD in Fig. 7. The original setup dimensions were simulated in the worst punch location condition to replicate the package chip-out signatures 1 and 2 illustrated from Figs. 1-2.

3.1.1 Package Chip-out Signature 1

Simulation and tool adjustment was made under worst condition. Fig. 9 shows the maximum shifting of package to the rightmost side of the singulation punch. This resulted to the loss of support on the top package area when there is maximum shifting of package against insert position. Based on this condition the chip-out signature 1 was replicated.

Condition to worst position of setup	Simulation to package	Replication
		<p>Signature 1</p> <p>Actual package response</p>




Fig. 9. Simulation and replication of chip-out signature 1

112
113
114
115
116

3.1.2 Package Chip-out Signature 2

117
118
119
120

The same procedure was made to determine condition of the package chip-out signature 2. Fig. 10 shows the maximum shift of package to the left most of the singulation punch.


Condition to worst position of setup	CAD Simulation to package	Replication
		Signature 2  Actual package response

121
122
123
124
125
126
127
128
129
130
131


Fig. 10. Simulation and replication of chip-out signature 2

3.2 Singulation Punch Modification for Signature 1 and 2

The peripheral dimensions of the singulation punch design were modified based on the simulation and replication of the package signature chip-out. Fig. 11 shows the modified punch dimension and the 3D modeling illustration of the complete modified punch configuration to eliminate the package chip-out.



132
133



134
135


136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151

Fig. 11. Singulation punch design modification and 3D modeling using AutoCAD software

Further data was made on a larger scale and Comparative Tests were used to statistically validate the results, with the aid of SAS-JMP [9], a system software for statistical analysis. Tukey-Kramer test was used for it gives a more conservative estimate of results as compared to the other tests. Statistical graphs are provided for ease of interpretation and analysis.

3.3 Assembly EOL Package Chip-out PPM Trend

Based on assembly EOL Device A PPM data in Fig. 12, the simulation/replication made via design modification and singulation tool clearance standardization contribute a significant improvement for eliminating package chip-out.



152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180

Fig. 12. Package chip-out PPM trend improvement (actual PPM intentionally not shown)

4. CONCLUSION AND RECOMMENDATIONS

The original equipment manufacturer (OEM) design for Device A singulation tool did not meet the required dimensions of singulation punch for worst conditions (maximum shifting of package to meet the required clearance to support the package during singulation). The modified punch dimension significantly contributed to improve the Device A chip-out reduction for chip-out signatures 1 & 2. The most significant factor is the parts consumable replacement based on the wear and tear life condition set, this the pro-active way to maintain the best quality and performance of the singulation tool.

It is recommended that these corrective actions be sustained by understanding the wear and tear of the material via tool life identification for frequent parts replacements and maintenance. Another thing to consider is the tool clearance dimensional set-up that can be attained by an appropriate die-setting dimensional inspection. It is also important that the assembly manufacturing processes ensure proper electrostatic discharge (ESD) checks and controls. Discussions presented in [10] are helpful to realize ESD-related controls.

ACKNOWLEDGMENTS

The authors would like to express sincerest appreciation to the Central Engineering and Development – New Product Introduction (NPI) team and colleagues of STMicroelectronics Calamba who have greatly contributed to the success of the work. The authors are grateful to the Management Team for the solid support.

181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207

REFERENCES

1. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process control. 1st ed., Wiley-IEEE Press, USA; May 2006.
2. Geng H. Semiconductor manufacturing handbook. 1st ed., McGraw-Hill Education, USA; May 2005.
3. Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd ed., CRC Press, USA; July 2007.
4. Liu Y, Irving S, Luk T, Kinzer D. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference, Singapore; December 2008.
5. Tsukada Y, Kobayashi K, Nishimura H. Trend of semiconductor packaging, high density and low cost. 4th International Symposium on Electronic Materials and Packaging, Taiwan; December 2002.
6. Sumagpang A, Gomez FR. Line stressing critical processes optimization of scalable package passive device for successful production ramp-up. Journal of Engineering Research and Reports, vol. 3, no. 1, pp. 1-13; December 2018.
7. Sumagpang A, Gomez FR. Challenges and resolution for copper wirebonding on tapeless leadframe chip-on-lead technology. Journal of Engineering Research and Reports, vol. 3, no. 2, pp. 1-13; December 2018.
8. Autodesk, Inc., AutoCAD, <https://www.autodesk.com/products/autocad/overview>
9. SAS Institute Inc. JMP statistical discovery software. https://www.jmp.com/en_ph/software.html
10. Gomez FR, Mangaoang T. Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-mr leadframe devices. Journal of Electrical Engineering, David Publishing Co., vol. 6, no. 4, pp. 238-243; July 2018.

* Tel.: +63 2 792 5665

E-mail address: antonio.sumagpang@st.com, frederick-ray.gomez@st.com