

# A Study of Vacuum Efficiency for Silicon On Insulator Wafers

Bryan Christian S. Bacquian<sup>1</sup>, Frederick Ray I. Gomez<sup>1\*</sup>

<sup>1</sup>STMicroelectronics, Inc., Calamba City, Laguna, Philippines 4027

*This work was carried out in collaboration amongst the authors. Both authors read, reviewed, and approved the final manuscript.*

---

## ABSTRACT

The development on thinner packages has become the trend and focus in semiconductor packaging industry. The necessity of thinner packages also entails a thinner vertical structure of the integrated circuit (IC) design. As a major contributor on the vertical structure of the IC package, die or wafer is also essential to go thinner. As the wafer goes thinner, various problems may occur during transport and even the backgrinding process, itself.

Wafer warpage is one of the main concerns during the backgrinding process. The effect of proper vacuuming will play major role in processing SOI wafers. Insufficient vacuum may cause non-planar wafer in contact with the chuck table that may result to poorer grinding and worst broken wafer.

Different silicon wafer technology has been released to cater different functionality on different industry markets. One popular silicon technology is Silicon On Insulator (SOI) technology. SOI wafers have a step type passivation wherein the edge of the wafer is observed to have 30um thinner than its center. The stepping effect also contributes to the 0.5mm wafer warpage prior backgrinding. Evaluating the effect of vacuum efficiency to eliminate such warpage is discussed on this technical paper.

*Keywords: Wafer preparation; silicon on insulator; SOI wafer; vacuum.*

## 1. INTRODUCTION

Achieving the package requirements of a semiconductor integrated circuit (IC) device would mean attaining a thinner die during the back end process. The major process brick responsible for grinding the silicon die to its thickness is wafer backgrinding. As a major preliminary process at the back end, one of its sub processes is the wafer preparation prior grinding wherein silicon wafer is been taped on the active layer to protect it from any contaminants and water penetration during the grinding process. At the main backgrinding process, firstly, wafer is vacuumed on a chuck table to ensure wafer flatness. Wafer should be properly stuck down to ensure or eliminate leakage that may cause flatness issue and will theoretically generate uneven grinding. However, original equipment manufacturers (OEM) have different designs of chuck tables in terms of porous area wherein vacuum are applied. The study will discuss the importance of vacuum efficiency during the backgrinding process.

\* E-mail address: bryan-christian.bacquian@st.com, frederick-ray.gomez@st.com

35 **1.1 Silicon On Insulator Wafer**

36

37 Silicon on Insulator (SOI) wafer technology refers to the use of a layered silicon-insulator-  
38 silicon substrate, to reduce parasitic capacitance and thereby improving performance [1-2].  
39 The implementation of SOI technology is one of several manufacturing strategies employed  
40 to allow the continued miniaturization of microelectronics colloquially referred to as extending  
41 Moore's Law [2-3]. SOI process has been developed so as to be used for RF applications  
42 [4]. The inclusion of enhanced sapphire substrate allows the complementary metal-oxide  
43 semiconductor (CMOS) node to have a high isolation, high linearity, and electrostatic  
44 discharge (ESD) tolerance. The glass passivation on the wafer's top layer creates a stepping  
45 effect on the edge of the wafer in Fig. 1.

46



47

48

49

50

**Fig. 1. Wafer edge structure**


51

52

53

54

In line with the stepping effect, SOI wafers are measured prior wafer taping and observed to  
have the edge area 30µm thinner than the device area as depicted in Fig. 2. Also, the wafers  
after having taped are observed to have a warpage in Fig. 3 of 0.5mm around the edge area.



Edge side measurement is about 30µm thinner than the device area.

55


56

57

58

**Fig. 2. Wafer thickness prior taping**

[Sample condition: design size & warp]



That wafer has Warp about 0.5mm around of edge area

59

60

61

62

**Fig. 3. Wafer warpage after taping**

63 **1.2 Chuck Table Design**

64

65

66

Chuck table plays a major role of ensuring wafer flatness during wafer backgrinding. Wafer flatness would be dependent on the amount of wafer clamp vacuum pressure and helps

\* E-mail address: bryan-christian.bacquian@st.com, frederick-ray.gomez@st.com

67 compensate wafer warpage during wafer backgrinding. Normally, the vacuum source  
68 pressure must be identical to wafer clamp vacuum, if not, vacuum leakage will be  
69 experienced.

70

71 Chuck table varies between different wafers backgrinding OEM. Specifically, chuck table  
72 differs on the area wherein vacuum is applied. Chuck table has a porous design wherein  
73 vacuum will be effectively distributed on the given area.

74

## 75 2. LITERATURE REVIEW

76

### 77 2.1 Wafer Warpage

78

79 As the electronics device goes thinner, the trend of IC packaging also goes thinner. The  
80 requirement of thinner wafers is also being developed. One major problem is the wafer  
81 warpage that make incur breakage during transport but the reduction will further improve the  
82 process window of handling thin wafer. It is worth noting that subsequent assembly and test  
83 process flow also adapts with the development and trend on wafer technology [5-7].

84

85 Vacuum efficiency acts as the major contributor of reducing or even eliminating wafer  
86 breakage during the automatic backgrinding. Two parts of the system that will require higher  
87 vacuum efficiency are the robot arm and chuck table. Low vacuum at robot arm will lead to  
88 errors during transport or worse, wafer breakage. However, low vacuum at the chuck table  
89 will cause inferior grinding.


90

### 91 2.2 Wafer Warpage Mechanism

92

93 A common wafer mechanism is a normal warpage [8] illustrated in Fig. 4. This is generally  
94 caused by the natural stress created by mechanical backgrinding. The proportional  
95 relationship of wafer warpage and mechanical stress states that when the final thickness  
96 decrease this probably caused by high mechanical stress that may lead to high wafer  
97 warpage.

98



99

100

101

102

103

104

105

106

107


Fig. 4. Normal warpage

### 103 2.3 Mechanical Stress After Wafer Backgrinding

104

105 Stresses applied during encapsulation may crack the die and cause other stress-related  
106 failures. Optimized wafer strength is needed to ensure reliability during both fabrication and  
107 packaging. However, grinding anything inevitably leaves flaws on its surface, which can

108 weaken both the wafer and the individual dice sawn from it. Given thermal or mechanical  
 109 stress, these flaws may then spread into active regions, and may crack the die.  
 110  
 111 After backgrinding, the wafer will exhibit a scratch pattern on the backside as shown in Fig.  
 112 5. These scratch patterns and the depth of the scratches on the surface of the wafer are  
 113 directly proportional to the size of the grit and the pressure exerted on the wafer during the  
 114 grinding process. The depth of the scratches and the backside surface roughness of the  
 115 semiconductor die have a direct correlation to the strength of the die, so it is critical that the  
 116 finished backside surface of the wafer be as smooth (or polished) as possible [9].  
 117




118  
 119  
 120 **Fig. 5. Vertical scratches after wafer backgrinding**  
 121

122 **3. EXPERIMENTATION**

123  
 124 **3.1 Machine Configuration Evaluation**  
 125

126 SOI wafers, on a 6" diameter outline, have been used to evaluate the capability of two  
 127 different wafers backgrinding OEM. Wafer warpage was also noticeable prior loading to both  
 128 evaluation machines. The two different OEMs have difference on the chuck table, wherein  
 129 OEM 1 has a smaller porous area compared to OEM 2 by 13 $\mu$ m in Fig .6. The porous area  
 130 of OEM 2 is also observed to be on the same diameter compared to OEM 1.  
 131

Machine condition: Chuck table design



132  
 133  
 134 **Fig. 6. Chuck table design**  
 135

\* E-mail address: bryan-christian.bacquian@st.com, frederick-ray.gomez@st.com

136 **4. RESULTS AND DISCUSSION**

137

138 Two different chuck tables have different responses on the efficiency of the vacuum during  
139 wafer handling prior backgrinding. OEM 2 with the big diameter of the porous area on the  
140 chuck table with 147mm cannot handle the step type passivation of the SOI wafer. Clamping  
141 error was encountered due to low vacuum efficiency of 80% on the OEM 2 chuck table. Full  
142 auto mode is also cannot be performed caused by low vacuum pressure that is not enough  
143 to handle the wafer before backgrinding.

144

145 OEM 1 with a smaller porous area exhibits a 95-100% vacuum efficiency. SOI wafer are  
146 properly seated on the chuck table therefore ensuring no leakage is encountered on  
147 between surface contacts of the wafer. Full auto mode is also enabled and then preceded to  
148 auto backgrinding process. However, during the unloading of the finished wafer, vacuum  
149 errors occurred in Fig. 7 due to higher wafer warpage after backgrinding. There is a  
150 manifestation of vacuum leakage due to extreme wafer warpage. Afterwards, manual  
151 intervention is also cannot be performed due to vacuum leakage and that leads to manual  
152 unloading of the wafer on the robot arm.  
153



154

155

156

157

**Fig. 7. Vacuum error on the robot arm**

158

159


160

161

162

163

Back side image of the wafer has also been inspected using high magnification microscope as shown in Fig. 8. Uneven surface was observed at the edge of the wafer, which can also be considered a potential cause of broken wafer during process of transporting wafer from one station to another at pre-assembly. Also, the occurrence of uneven surface at the back of the wafer also coincide with the step at the edge of the wafers.



164

165

166

**Fig. 8. Back side image of the SOI wafer**

167 **5. CONCLUSION AND RECOMMENDATIONS**

168

169 Chuck table design is important in handling special wafer surface design. Vacuum efficiency  
170 should be properly studied to ensure no leakage on the chuck table during the grinding  
171 process. However, the smaller porous size of the chuck table caused the uneven surface at  
172 the back side of the wafer due to no vacuum holding the overhang structure on the edge of  
173 the wafer.

174

175 Based on the results, it is highly recommended to use high vacuum efficient chuck table to  
176 properly handle incoming wafer warpage and ensure good flattening on the chuck table and  
177 eliminating the possibility of inferior grinding. Redesign of special robot arms should also be  
178 considered to eliminate the possibility of wafer breakage when handling or unloading thinner  
179 wafers after grinding or use an inline BG-mount system. Moreover, a special process should  
180 be considered wherein making an outer circumference lip, where no grinding pressure is  
181 applied on the edge of the wafer during backgrinding. For subsequent critical processes like  
182 that of the wafer saw, discussions presented in [10] are helpful to mitigate defects related to  
183 wafer preparation. It is also important that the assembly manufacturing processes ensure  
184 proper ESD checks and controls. Discussions cited in [11] are helpful to realize ESD-related  
185 controls.

186

187 **ACKNOWLEDGMENTS**

188

189 The authors would like to express sincerest appreciation to the Central Engineering and  
190 Development – New Product Introduction (NPI) team and colleagues of STMicroelectronics  
191 Calamba who have greatly contributed to the success of the work. The authors are grateful  
192 to the Management Team for the extensive support.

193

194 **REFERENCES**

195

- 196 1. Celler GK, Cristoloveanu S. Frontiers of silicon-on-insulator. 2003.
- 197 2. Wosinski L, Wang Z, Tang Y. Interfacing of silicon-on-insulator nanophotonic circuits to  
198 the real world. 12th International Conference on Transparent Optical Networks: June  
199 2010.
- 200 3. Mendez H. Silicon-on-insulator - SOI technology and ecosystem - Emerging SOI  
201 applications. 2009.
- 202 4. Chen CL, Chen CK, Yost DR, Knecht JM, Wyatt, PW, Burns JA, Warner K, Gouker PM,  
203 Healey P, Wheeler B, Keast CL. Wafer-scale 3D integration of silicon-on-insulator RF  
204 amplifiers. IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF  
205 Systems; January 2009.
- 206 5. May GS, Spanos CJ. Fundamentals of semiconductor manufacturing and process  
207 control. 1st ed., Wiley-IEEE Press, USA; May 2006.
- 208 6. Geng H. Semiconductor manufacturing handbook. 1st ed., McGraw-Hill Education, USA;  
209 May 2005.
- 210 7. Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd ed.,  
211 CRC Press, USA; July 2007.
- 212 8. "Wafer Breakage Due to Backgrinding", The Cutting Edge Technical Newsletter, 2008.
- 213 9. Combs E. The back-end process: Step 3 - Wafer backgrinding. March 2002.
- 214 10. Sumagpang A, Gomez FR. Line stressing critical processes optimization of scalable  
215 package passive device for successful production ramp-up. Journal of Engineering  
216 Research and Reports, vol. 3, no. 1, pp. 1-13; December 2018.
- 217 11. Gomez FR, Mangaoang T. Elimination of ESD events and optimizing waterjet deflash  
218 process for reduction of leakage current failures on QFN-mr leadframe devices. Journal  
219 of Electrical Engineering, David Publishing Co., vol. 6, no. 4, pp. 238-243; July 2018.