

A Study of Wafer Backgrinding Tape Selection for SOI Wafers

ABSTRACT

The development on thinner packages has become the trend and focus in semiconductor packaging industry. The necessity of thinner packages also entails a thinner vertical structure of the integrated circuit (IC) design. As a major contributor on the vertical structure of the IC package, die or wafer is also essential to go thinner. As the wafer goes thinner, various problems may occur during transport and even the backgrinding process, itself.

Wafer warpage is one of the main concerns during the backgrinding process. Wafer warpage varies depending on the wafer backgrinding stress and BG tape tension. Hence, tension between the surface protective tape and the wafer should be considered an important and critical item to consider during BG tape selection.

Different silicon wafer technology has been released to cater different functionality on different industry markets. One popular silicon technology is Silicon On Insulator (SOI) technology. SOI wafers have a step type passivation wherein the edge of the wafer is observed to have 30um thinner than its center. The stepping effect also contributes to the 0.5mm wafer warpage prior backgrinding. Evaluating the effect of BG tape selection to eliminate such warpage is discussed on this paper.

11
12
13
14
15

Keywords: Silicon on insulator; backgrinding tape; wafer preparation; SOI wafer.

1. INTRODUCTION

16
17
18
19
20
21
22

Achieving the package requirements of an integrated circuit (IC) semiconductor device would mean attaining a thinner die during the back end process. The major process brick responsible for grinding the silicon die to its thickness is wafer backgrinding. As a major preliminary process at the back end, one of its sub-processes is the wafer preparation prior grinding wherein silicon wafer is been taped on the active layer to protect it from any contaminants and water penetration during the grinding process.

23
24
25
26
27

One major factor for wafer warpage after grinding is the wafer backgrinding tape (hereinafter referred to as BG tape). The adhesion strength of the BG tape will induce the amount of wafer warpage and edge chipping of the grinded wafer. The study focuses on the effect of different BG tapes that can handle wafer warpage.

1.1 Silicon On Insulator Wafer

28
29
30
31
32
33

Silicon on insulator (SOI) wafer technology refers to the use of a layered silicon-insulator-silicon substrate, to reduce parasitic capacitance and thereby improving performance [1]. The implementation of SOI technology is one of several manufacturing strategies employed to allow the continued miniaturization of microelectronics colloquially referred to as extending


34 Moore's Law [2]. SOI process has been developed so as to be used for RF applications. The
 35 inclusion of enhanced sapphire substrate allows the complementary metal-oxide
 36 semiconductor (CMOS) node to have a high isolation, high linearity, and electrostatic
 37 discharge (ESD) tolerance. The glass passivation on the wafer's top layer creates a stepping
 38 effect on the edge of the wafer in Fig. 1.
 39



40
41
42
43


Fig. 1. Wafer edge structure

44 In line with the stepping effect, SOI wafers are measured prior wafer taping and observed to
 45 have the edge area 30µm thinner than the device area as depicted in Fig. 2. Also, the wafers
 46 after having taped are observed to have a warpage in Fig. 3 of 0.5mm around the edge area.
 47



48
49
50
51

Fig. 2. Wafer thickness prior taping



52
53
54
55

Fig. 3. Wafer warpage after taping

1.2 Wafer Backgrinding Tape

58 Wafer BG tape is the main protector of the wafer on the stresses present during mechanical
 59 grinding. Aside from protecting the active circuit of wafer, BG tape would also help eliminate
 60 water penetration, breakage or cushioning adsorb during grinding process and maintain
 61 uniformity after grind, which have been verified by total thickness variation (TTV). BG tape
 62 adhesion strength should be carefully evaluated otherwise wafer breakage or adhesive
 63 contamination will be encountered. BG tapes are classified according to its adhesive
 64 material; the two types of BG tape are: Conventional non-ultraviolet (non-UV) type and UV
 65 curable type.
 66

67 Due to inherent wafer warpage of the SOI wafers, the two different types have been used to
 68 check if it helps adsorb the grinding stress and prevent wafer breakage during

69 grinding/detaping process. Both BG tape have almost the same tape thickness of 124-
70 125 μ m, but different on the adhesive material used.

71

72 2. LITERATURE REVIEW


73

74 2.1 Wafer Warpage Mechanism

75

76 A common wafer mechanism is a normal warpage [3] illustrated in Fig. 4. This is generally
77 caused by the natural stress created by mechanical backgrinding. The proportional
78 relationship of wafer warpage and mechanical stress states that when the final thickness
79 decrease this probably caused by high mechanical stress that may lead to high wafer
80 warpage.

81



82

83

84

85

Fig. 4. Normal warpage

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

2.2 Mechanical Stress After Wafer Backgrinding

Stresses applied during encapsulation may crack the die and cause other stress-related failures. Optimized wafer strength is needed to ensure reliability during both fabrication and packaging. However, grinding anything inevitably leaves flaws on its surface, which can weaken both the wafer and the individual dice sawn from it. Given thermal or mechanical stress, these flaws may then spread into active regions, and may crack the die.

After backgrinding, the wafer will exhibit a scratch pattern on the backside as shown in Fig. 5. These scratch patterns and the depth of the scratches on the surface of the wafer are directly proportional to the size of the grit and the pressure exerted on the wafer during the grinding process. The depth of the scratches and the backside surface roughness of the semiconductor die have a direct correlation to the strength of the die, so it is critical that the finished backside surface of the wafer be as smooth (or polished) as possible [4].




Fig. 5. Vertical scratches after wafer backgrinding

101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123

3. EXPERIMENTATION

3.1 BG Tape Selection

One major factor that could help minimize the wafer warpage is the BG tape. Proper selection of the BG tape involves the study of the adhesion strength of the tape towards the wafer during wafer back grinding thus inducing a much more wafer warpage after backgrinding.

Two different BG tapes in Table 1 have been evaluated to help reduce the wafer warpage prior and after wafer back grinding. Both tapes are on almost the same thickness, 125 μm and 120 μm respectively. Conventional tape is observed to have lowered adhesion strength before UV compare to UV tape BG tapes. However, UV types improves to 0.1N/25mm after UV exposure that could possibly help lessen the stress of the BG tape during the detaping issue thus reducing wafer warpage. Wafer warpage and wafer edge chipping will depend on the effectiveness of the BG tape.

Table 1. BG tape configuration


Specification	Unit	Conventional	UV Tape
Total thickness	μm	125	120
Adhesive thickness	μm	20	40
Adhesion strength	N/25mm	2.84	6.5
			After UV

124
125

126
127
128
129
130
131
132
133
134

4. RESULTS AND DISCUSSION


Both BG tapes in Fig. 6 induced wafer edge chippings and wafer warpage. The amount of wafer warpage for both BG tapes shows comparable level after backgrinding. Wafer edge chippings are observed being similar for both BG tapes. The readings of both tapes showed potential cause of wafer breakage. Both BG tapes have not been successful to be processed using the full auto mode due to its high warpage during the unloading. The robot arm vacuum is not enough to handle even the minimum warpage of 3.0mm.



135
136
137
138
139
140
141
142
143
144

Fig. 6. Wafer edge chipping and wafer warpage after backgrinding

Back side image of the wafer has also been inspected using high magnification microscope as shown in Fig. 7. Uneven surface was observed at the edge of the wafer, which can also be considered a potential cause of broken wafer during process of transporting wafer from one station to another at pre-assembly. Also, the occurrence of uneven surface at the back of the wafer also coincide with the step at the edge of the wafers.



145
146
147
148
149
150
151
152
153

Fig. 7. Back side image of the SOI wafer

5. CONCLUSION AND RECOMMENDATIONS

Adhesion strength of the BG tape was negated by normal warpage phenomena on the wafer. The BG tape, even on UV type tapes, could not equalize the amount of mechanical stress on the wafer surface structure thus increasing the effect of wafer warpage towards the

154 silicon wafer. Both BG tape also could not negate the step type structure of the wafer thus
155 creating wafer edge chippings and could be resulting wafer warpage if not fully controlled
156 during handling.

157

158 For added improvement, it is highly recommended to use high vacuum efficient chuck table
159 to properly handle incoming wafer warpage and ensure good flattening on the chuck table
160 and eliminating the possibility of inferior grinding. Redesign of special robot arms should also
161 be considered to eliminate the possibility of wafer breakage when handling or unloading
162 thinner wafers after grinding or use an inline BG-mount system. Moreover, a special process
163 should be considered wherein making an outer circumference lip, where no grinding
164 pressure is applied on the edge of the wafer during backgrinding. It is also important that the
165 assembly manufacturing processes ensure proper ESD checks and controls. Discussions
166 presented in [5] are helpful to establish proper ESD-related controls.

167

168

169 REFERENCES

170

171

172

173

174

175

176

177

178

179

1. Celler GK, Cristoloveanu S. Frontiers of silicon-on-insulator. 2003.
2. Mendez H. Silicon-on-insulator - SOI technology and ecosystem - Emerging SOI applications. 2009.
3. "Wafer Breakage Due to Backgrinding", The Cutting Edge Technical Newsletter, 2008.
4. Combs E. The back-end process: Step 3 - Wafer backgrinding. March 2002.
5. Gomez FR, Mangaoang T. Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-mr leadframe devices. Journal of Electrical Engineering, David Publishing Co., vol. 6, no. 4, pp. 238-243; July 2018.