

1 **A Study of Wafer Backgrinding Tape**
2 **Selection for SOI Wafers**

3
4 **Bryan Christian S. Bacquian¹, Frederick Ray I. Gomez^{1*}**

5 ¹STMicroelectronics, Inc., Calamba City, Laguna, Philippines 4027

6
7
8 * Tel.: +63 2 792 5665

9 E-mail address: bryan-christian.bacquian@st.com, frederick-ray.gomez@st.com

10
11
12
13 **ABSTRACT**

14 The continuous development and trends on thinner semiconductor packages have become the focus in the semiconductor industry. The necessity of thinner packages also demands a thinner vertical structure of the integrated circuit (IC) design. As a major contributor on the vertical structure of the IC package, die or wafer is also essential to go thinner. As the wafer goes thinner, various problems may occur during transport and even the backgrinding process, itself.

Wafer warpage is one of the main concerns during the backgrinding process. Wafer warpage varies depending on the wafer backgrinding stress and BG tape tension. Hence, tension between the surface protective tape and the wafer should be considered an important and critical item to consider during BG tape selection.

Different silicon wafer technology has been released to cater different functionality on different industry markets. One popular silicon technology is Silicon On Insulator (SOI) technology. SOI wafers have a step type passivation wherein the edge of the wafer is observed to have 30um thinner than its center. The stepping effect also contributes to the 0.5mm wafer warpage prior backgrinding. Evaluating the effect of BG tape selection to eliminate such warpage is discussed on this paper.

15
16 *Keywords: Silicon on insulator; backgrinding tape; wafer preparation; SOI wafer.*

17
18 **1. INTRODUCTION**

19
20 Achieving the package requirements of an integrated circuit (IC) semiconductor device
21 would mean attaining a thinner die during the back end process. The major process brick
22 responsible for grinding the silicon die to its thickness is wafer backgrinding. As a major
23 preliminary process at the back end, one of its sub-processes is the wafer preparation prior
24 grinding wherein silicon wafer is been taped on the active layer to protect it from any
25 contaminants and water penetration during the grinding process.

26
27 One major factor for wafer warpage after grinding is the wafer backgrinding tape (hereinafter
28 referred to as BG tape). The adhesion strength of the BG tape will induce the amount of
29 wafer warpage and edge chipping of the grinded wafer. The study focuses on the effect of
30 different BG tapes that can handle wafer warpage.

31
32 **1.1 Silicon On Insulator Wafer**

33
34
35
36
37
38
39
40
41
42
43


Silicon on insulator (SOI) wafer technology refers to the use of a layered silicon-insulator-silicon substrate, to reduce parasitic capacitance and thereby improving performance [1-2]. The implementation of SOI technology is one of several manufacturing strategies employed to allow the continued miniaturization of microelectronics colloquially referred to as extending Moore's Law [2-3]. SOI process has been developed so as to be used for RF applications [4]. The inclusion of enhanced sapphire substrate allows the complementary metal-oxide semiconductor (CMOS) node to have a high isolation, high linearity, and electrostatic discharge (ESD) tolerance. The glass passivation on the wafer's top layer creates a stepping effect on the edge of the wafer in Fig. 1.



44
45
46
47
48
49
50
51


Fig. 1. Wafer edge structure

In line with the stepping effect, SOI wafers are measured prior wafer taping and observed to have the edge area 30µm thinner than the device area as depicted in Fig. 2. Also, the wafers after having taped are observed to have a warpage in Fig. 3 of 0.5mm around the edge area.



52
53
54
55

Fig. 2. Wafer thickness prior taping



56
57
58
59

Fig. 3. Wafer warpage after taping

1.2 Wafer Backgrinding Tape

60
61
62
63
64
65
66
67

Wafer BG tape is the main protector of the wafer on the stresses present during mechanical grinding. Aside from protecting the active circuit of wafer, BG tape would also help eliminate water penetration, breakage or cushioning adsorb during grinding process and maintain uniformity after grind, which have been verified by total thickness variation (TTV). BG tape adhesion strength should be carefully evaluated otherwise wafer breakage or adhesive contamination will be encountered. BG tapes are classified according to its adhesive

68 material; the two types of BG tape are: Conventional non-ultraviolet (non-UV) type and UV
69 curable type.

70

71 Due to inherent wafer warpage of the SOI wafers, the two different types have been used to
72 check if it helps adsorb the grinding stress and prevent wafer breakage during
73 grinding/detaping process. Both BG tape have almost the same tape thickness of 124-
74 125 μ m, but different on the adhesive material used.

75

76 2. LITERATURE REVIEW


77

78 2.1 Wafer Warpage Mechanism

79

80 A common wafer mechanism is a normal warpage [5] depicted in Fig. 4. This is generally
81 caused by the natural stress created by mechanical backgrinding. The proportional
82 relationship of wafer warpage and mechanical stress states that when the final thickness
83 decrease this probably caused by high mechanical stress that may lead to high wafer
84 warpage. Although subsequent assembly processes contribute to warpage, these processes
85 also adapt with the development and trend on wafer technology [6-7].

86



87

88

89

90

Fig. 4. Normal warpage

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117




Fig. 5. Vertical scratches after wafer backgrinding

106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128

3. EXPERIMENTATION

3.1 BG Tape Selection

One major factor that could help minimize the wafer warpage is the BG tape. Proper selection of the BG tape involves the study of the adhesion strength of the tape towards the wafer during wafer back grinding thus inducing a much more wafer warpage after backgrinding.

Two different BG tapes in Table 1 have been evaluated to help reduce the wafer warpage prior and after wafer back grinding. Both tapes are on almost the same thickness, 125 μ m and 120 μ m respectively. Conventional tape is observed to have lowered adhesion strength before UV compare to UV tape BG tapes. However, UV types improves to 0.1N/25mm after UV exposure that could possibly help lessen the stress of the BG tape during the detaping issue thus reducing wafer warpage. Wafer warpage and wafer edge chipping will depend on the effectiveness of the BG tape.

Table 1. BG tape configuration

Specification	Unit	Conventional	UV Tape
Total thickness	μ m	125	120
Adhesive thickness	μ m	20	40
Adhesion strength	N/25mm	2.84	Before UV
			After UV
			6.5
			0.1

129
 130

131 **4. RESULTS AND DISCUSSION**

132
133
134
135
136
137
138
139


Both BG tapes in Fig. 6 induced wafer edge chippings and wafer warpage. The amount of wafer warpage for both BG tapes shows comparable level after backgrinding. Wafer edge chippings are observed being similar for both BG tapes. The readings of both tapes showed potential cause of wafer breakage. Both BG tapes have not been successful to be processed using the full auto mode due to its high warpage during the unloading. The robot arm vacuum is not enough to handle even the minimum warpage of 3.0mm.

TYPE OF BACKGRIND TAPE	WAFER EDGE CHIPPINGS		SOI WAFER WARPAGE	
Conventional	77.13 μm	89.8 μm	6.0 mm	3.0 mm
UV Type	69.92 μm	139.91 μm	5.0 mm	3.0 mm

140
141
142
143
144
145
146
147
148
149

Fig. 6. Wafer edge chipping and wafer warpage after backgrinding

Back side image of the wafer has also been inspected using high magnification microscope as shown in Fig. 7. Uneven surface was observed at the edge of the wafer, which can also be considered a potential cause of broken wafer during process of transporting wafer from one station to another at pre-assembly. Also, the occurrence of uneven surface at the back of the wafer also coincide with the step at the edge of the wafers.



150
151
152
153
154
155
156
157
158

Fig. 7. Back side image of the SOI wafer

Table 2 summarizes the risk level of the evaluated BG tape configuration, having no significant effect across all critical wafer backgrinding responses, namely broken wafer, wafer edge chippings and warpage. Moreover, wafer surface structure has significant effect on the quality index of its wafer backgrinding manufacturability.

159
160
161

Table 2. Quality index

BG Tape	Broken Wafer	Wafer Edge Chippings	Wafer Warpage	Risk Level
Conventional	Medium	High	Medium	High
UV Type	Medium	High	Medium	High

162
163
164

5. CONCLUSION AND RECOMMENDATIONS

165
166
167
168
169
170

Adhesion strength of the BG tape was negated by normal warpage phenomena on the wafer. The BG tape, even on UV type tapes, could not equalize the amount of mechanical stress on the wafer surface structure thus increasing the effect of wafer warpage towards the silicon wafer. Both BG tape also could not negate the step type structure of the wafer thus creating wafer edge chippings and could be resulting wafer warpage if not fully controlled during handling.

171
172
173
174
175
176
177
178
179
180
181
182
183

For future works, detailed mathematical model and measurement indexes should be considered and qualified. For further improvement, it is highly recommended to use high vacuum efficient chuck table to properly handle incoming wafer warpage and ensure good flattening on the chuck table and eliminating the possibility of inferior grinding. Redesign of special robot arms should also be considered to eliminate the possibility of wafer breakage when handling or unloading thinner wafers after grinding or use an inline BG-mount system. Moreover, a special process should be considered wherein making an outer circumference lip, where no grinding pressure is applied on the edge of the wafer during backgrinding. For ensuing critical processes like that of the wafer saw, discussions in [9] are helpful to prevent or eliminate defects related to wafer preparation. Also, it is highly important that the assembly manufacturing processes ensure appropriate ESD checks and controls. Discussions quoted in [10] are very helpful to comprehend ESD-related controls.

184
185

ACKNOWLEDGMENTS

186
187
188
189
190

The authors would like to share appreciation and gratitude to the Central Engineering and Development – New Product Introduction (NPI) team and colleagues of STMicroelectronics Calamba who have greatly contributed to the success of the work. The authors are thankful to the Management Team for the extended support.

191
192

REFERENCES

193
194
195
196
197
198
199
200
201
202
203
204
205
206

1. Celler GK, Cristoloveanu S. Frontiers of silicon-on-insulator. 2003.
2. Wosinski L, Wang Z, Tang Y. Interfacing of silicon-on-insulator nanophotonic circuits to the real world. 12th International Conference on Transparent Optical Networks: June 2010.
3. Mendez H. Silicon-on-insulator - SOI technology and ecosystem - Emerging SOI applications. 2009.
4. Chen CL, Chen CK, Yost DR, Knecht JM, Wyatt, PW, Burns JA, Warner K, Gouker PM, Healey P, Wheeler B, Keast CL. Wafer-scale 3D integration of silicon-on-insulator RF amplifiers. IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems; January 2009.
5. "Wafer Breakage Due to Backgrinding", The Cutting Edge Technical Newsletter, 2008.
6. Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd ed., CRC Press, USA; July 2007.

- 207 7. Geng H. Semiconductor manufacturing handbook. 1st ed., McGraw-Hill Education, USA;
208 May 2005.
- 209 8. Combs E. The back-end process: Step 3 - Wafer backgrinding. March 2002.
- 210 9. Sumagpang A, Gomez FR. Line stressing critical processes optimization of scalable
211 package passive device for successful production ramp-up. Journal of Engineering
212 Research and Reports, vol. 3, no. 1, pp. 1-13; December 2018.
- 213 10. Gomez FR. Improvement on leakage current performance of semiconductor IC
214 packages by eliminating ESD events. Asian Journal of Engineering and Technology, vol.
215 6, no.5; October 2018.
- 216
- 217