1	A Study of Wafer Backgrinding Tape
2	Selection for SOI Wafers
3 ⊿	Brvan Christian S. Bacquian ¹ Frederick Ray I. Gomez ^{1*}
5	
6 7	S i Microelectronics, Inc., Calamba City, Laguna, Philippines 4027
8	* Tel.: +63 2 792 5665
9 19	E-mail address: bryan-christian.bacquian@st.com, frederick-ray.gomez@st.com
12 13 14	ABSTRACT
	The continuous development and trends on thinner semiconductor packages have become the focus in the semiconductor industry. The necessity of thinner packages also demands a thinner vertical structure of the integrated circuit (IC) design. As a major contributor on the vertical structure of the IC package, die or wafer is also essential to go thinner. As the wafer goes thinner, various problems may occur during transport and even the backgrinding process, itself.
	Wafer warpage is one of the main concerns during the backgrinding process. Wafer warpage varies depending on the wafer backgrinding stress and BG tape tension. Hence, tension between the surface protective tape and the wafer should be considered an important and critical item to consider during BG tape selection.
	Different silicon wafer technology has been released to cater different functionality on different industry markets. One popular silicon technology is Silicon On Insulator (SOI) technology. SOI wafers have a step type passivation wherein the edge of the wafer is observed to have 30um thinner than its center. The stepping effect also contributes to the 0.5mm wafer warpage prior backgrinding. Evaluating the effect of BG tape selection to eliminate such warpage is discussed on this paper.
15 16 17	Keywords: Silicon on insulator; backgrinding tape; wafer preparation; SOI wafer.
18	1. INTRODUCTION
19 20 21 22 23 24 25 26	Achieving the package requirements of an integrated circuit (IC) semiconductor device would mean attaining a thinner die during the back end process. The major process brick responsible for grinding the silicon die to its thickness is wafer backgrinding. As a major preliminary process at the back end, one of its sub-processes is the wafer preparation prior grinding wherein silicon wafer is been taped on the active layer to protect it from any contaminants and water penetration during the grinding process.
27 28 29 30	One major factor for wafer warpage after grinding is the wafer backgrinding tape (hereinafter referred to as BG tape). The adhesion strength of the BG tape will induce the amount of wafer warpage and edge chipping of the grinded wafer. The study focuses on the effect of different BG tapes that can handle wafer warpage.

31

32

1.1 Silicon On Insulator Wafer

33

34 Silicon on insulator (SOI) wafer technology refers to the use of a layered silicon-insulatorsilicon substrate, to reduce parasitic capacitance and thereby improving performance [1-2]. 35 The implementation of SOI technology is one of several manufacturing strategies employed 36 37 to allow the continued miniaturization of microelectronics colloquially referred to as extending 38 Moore's Law [2-3]. SOI process has been developed so as to be used for RF applications [4]. The inclusion of enhanced sapphire substrate allows the complementary metal-oxide 39 semiconductor (CMOS) node to have a high isolation, high linearity, and electrostatic 40 discharge (ESD) tolerance. The glass passivation on the wafer's top layer creates a stepping 41 42 effect on the edge of the wafer in Fig. 1. 43





- 50 57
- 58
- 59

Fig. 3. Wafer warpage after taping

- 60 1.2 Wafer Backgrinding Tape
- 61

Wafer BG tape is the main protector of the wafer on the stresses present during mechanical grinding. Aside from protecting the active circuit of wafer, BG tape would also help eliminate water penetration, breakage or cushioning adsorb during grinding process and maintain uniformity after grind, which have been verified by total thickness variation (TTV). BG tape adhesion strength should be carefully evaluated otherwise wafer breakage or adhesive contamination will be encountered. BG tapes are classified according to its adhesive 68 material; the two types of BG tape are: Conventional non-ultraviolet (non-UV) type and UV 69 curable type.

70

71 Due to inherent wafer warpage of the SOI wafers, the two different types have been used to 72 check if it helps adsorb the grinding stress and prevent wafer breakage during 73 grinding/detaping process. Both BG tape have almost the same tape thickness of 124-74 125µm, but different on the adhesive material used.

75

76 2. LITERATURE REVIEW

77

78 2.1 Wafer Warpage Mechanism

79

A common wafer mechanism is a normal warpage [5] depicted in Fig. 4. This is generally caused by the natural stress created by mechanical backgrinding. The proportional relationship of wafer warpage and mechanical stress states that when the final thickness decrease this probably caused by high mechanical stress that may lead to high wafer warpage. Although subsequent assembly processes contribute to warpage, these processes also adapt with the development and trend on wafer technology [6-7].



- 87
- 88
- 89
- 90

Fig. 4. Normal warpage

91 2.2 Mechanical Stress After Wafer Backgrinding

92

93 Stresses applied during encapsulation may crack the die and cause other stress-related 94 failures. Optimized wafer strength is needed to ensure reliability during both fabrication and 95 packaging. However, grinding anything inevitably leaves flaws on its surface, which can 96 weaken both the wafer and the individual dice sawn from it. Given thermal or mechanical 97 stress, these flaws may then spread into active regions, and may crack the die.

98

After backgrinding, the wafer will exhibit a scratch pattern on the backside as shown in Fig. 5. These scratch patterns and the depth of the scratches on the surface of the wafer are directly proportional to the size of the grit and the pressure exerted on the wafer during the grinding process. The depth of the scratches and the backside surface roughness of the semiconductor die have a direct correlation to the strength of the die, so it is critical that the finished backside surface of the wafer be as smooth (or polished) as possible [8].



106 107 108

Fig. 5. Vertical scratches after wafer backgrinding

109110 3. EXPERIMENTATION

112 3.1 BG Tape Selection

113

111

One major factor that could help minimize the wafer warpage is the BG tape. Proper selection of the BG tape involves the study of the adhesion strength of the tape towards the wafer during wafer back grinding thus inducing a much more wafer warpage after backgrinding.

118

Two different BG tapes in Table 1 have been evaluated to help reduce the wafer warpage prior and after wafer back grinding. Both tapes are on almost the same thickness, 125µm and 120µm respectively. Conventional tape is observed to have lowered adhesion strength before UV compare to UV tape BG tapes. However, UV types improves to 0.1N/25mm after UV exposure that could possibly help lessen the stress of the BG tape during the detaping issue thus reducing wafer warpage. Wafer warpage and wafer edge chipping will depend on the effectiveness of the BG tape.

126 127

127

Table 1. BG tape configuration

Specification		Unit	Conventional	UV Tape
Total thickness		μm	125	120
Adhesive thickness		μm	20	40
Adhanian atranath	Before UV	N/25mm	2.94	6.5
	After UV	N/25mm	2.84	0.1

129 130

4. RESULTS AND DISCUSSION

Both BG tapes in Fig. 6 induced wafer edge chippings and wafer warpage. The amount of wafer warpage for both BG tapes shows comparable level after backgrinding. Wafer edge chippings are observed being similar for both BG tapes. The readings of both tapes showed potential cause of wafer breakage. Both BG tapes have not been successful to be processed using the full auto mode due to its high warpage during the unloading. The robot arm vacuum is not enough to handle even the minimum warpage of 3.0mm.



Fig. 6. Wafer edge chipping and wafer warpage after backgrinding

Back side image of the wafer has also been inspected using high magnification microscope as shown in Fig. 7. Uneven surface was observed at the edge of the wafer, which can also be considered a potential cause of broken wafer during process of transporting wafer from one station to another at pre-assembly. Also, the occurrence of uneven surface at the back of the wafer also coincide with the step at the edge of the wafers.



Fig. 7. Back side image of the SOI wafer

Table 2 summarizes the risk level of the evaluated BG tape configuration, having no significant effect across all critical wafer backgrinding responses, namely broken wafer, wafer edge chippings and warpage. Moreover, wafer surface structure has significant effect on the guality index of its wafer backgrinding manufacturability.

160 161	Table 2. Quality index						
	BG Tape	Broken Wafer	Wafer Edge Chippings	Wafer Warpage	<mark>Risk Level</mark>		
	Conventional	Medium	<mark>High</mark>	Medium	High		
	UV Type	Medium	High	Medium	<mark>High</mark>		

162 163

164

5. CONCLUSION AND RECOMMENDATIONS

165 Adhesion strength of the BG tape was negated by normal warpage phenomena on the 166 wafer. The BG tape, even on UV type tapes, could not equalize the amount of mechanical 167 stress on the wafer surface structure thus increasing the effect of wafer warpage towards the 168 silicon wafer. Both BG tape also could not negate the step type structure of the wafer thus creating wafer edge chippings and could be resulting wafer warpage if not fully controlled 169 170 during handling.

171

172 For future works, detailed mathematical model and measurement indexes should be 173 considered and gualified. For further improvement, it is highly recommended to use high vacuum efficient chuck table to properly handle incoming wafer warpage and ensure good 174 175 flattening on the chuck table and eliminating the possibility of inferior grinding. Redesign of 176 special robot arms should also be considered to eliminate the possibility of wafer breakage 177 when handling or unloading thinner wafers after grinding or use an inline BG-mount system. 178 Moreover, a special process should be considered wherein making an outer circumference 179 lip, where no grinding pressure is applied on the edge of the wafer during backgrinding. For 180 ensuing critical processes like that of the wafer saw, discussions in [9] are helpful to prevent or eliminate defects related to wafer preparation. Also, it is highly important that the 181 182 assembly manufacturing processes ensure appropriate ESD checks and controls. Discussions quoted in [10] are very helpful to comprehend ESD-related controls. 183

185 ACKNOWLEDGMENTS

186

184

187 The authors would like to share appreciation and gratitude to the Central Engineering and 188 Development - New Product Introduction (NPI) team and colleagues of STMicroelectronics 189 Calamba who have greatly contributed to the success of the work. The authors are thankful

to the Management Team for the extended support. 190 191

192 REFERENCES

- 193 194
- 1. Celler GK, Cristoloveanu S. Frontiers of silicon-on-insulator. 2003.
- 2. Wosinski L, Wang Z, Tang Y. Interfacing of silicon-on-insulator nanophotonic circuits to 195 the real world. 12th International Conference on Transparent Optical Networks: June 196 197 2010.
- 198 <mark>3.</mark> Mendez H. Silicon-on-insulator - SOI technology and ecosystem - Emerging SOI 199 applications, 2009.
- 200 **4**. Chen CL, Chen CK, Yost DR, Knecht JM, Wyatt, PW, Burns JA, Warner K, Gouker PM, 201 Healey P, Wheeler B, Keast CL. Wafer-scale 3D integration of silicon-on-insulator RF 202 amplifiers. IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF 203 Systems; January 2009.
- "Wafer Breakage Due to Backgrinding", The Cutting Edge Technical Newsletter, 2008. 204 5.
- 205 6. Doering R, Nishi Y. Handbook of semiconductor manufacturing technology. 2nd ed., 206 CRC Press, USA; July 2007.

159

- 207 7. Geng H. Semiconductor manufacturing handbook. 1st ed., McGraw-Hill Education, USA; 208 May 2005. 8. Combs E. The back-end process: Step 3 - Wafer backgrinding. March 2002. 209 9. Sumagpang A, Gomez FR. Line stressing critical processes optimization of scalable 210 package passive device for successful production ramp-up. Journal of Engineering 211 212 Research and Reports, vol. 3, no. 1, pp. 1-13; December 2018. 213 10. Gomez FR. Improvement on leakage current performance of semiconductor IC packages by eliminating ESD events. Asian Journal of Engineering and Technology, vol. 214 6, no.5; October 2018. 215
- 216 217